Interconnect performance estimation models for design planning
Jason Cong,Zhigang Pan +1 more
TL;DR: These models are extremely efficient, yet provide high degree of accuracy, and have been tested on a wide range of parameters and shown to have over 90% accuracy on average compared to running best-available interconnect layout optimization algorithms directly.
read more
Abstract: This paper presents a set of interconnect performance estimation models for design planning with consideration of various effective interconnect layout optimization techniques, including optimal wire sizing, simultaneous driver and wire sizing, and simultaneous buffer insertion/sizing and wire sizing. These models are extremely efficient, yet provide high degree of accuracy. They have been tested on a wide range of parameters and shown to have over 90% accuracy on average compared to running best-available interconnect layout optimization algorithms directly. As a result, these fast yet accurate models can be used efficiently during high-level design space exploration, interconnect-driven design planning/synthesis, and timing-driven placement to ensure design convergence for deep submicrometer designs.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
•Book
On-Chip Communication Architectures: System on Chip Interconnect
Sudeep Pasricha,Nikil Dutt +1 more
- 01 Jan 2008
TL;DR: This book is a comprehensive reference on concepts, research and trends in on-chip communication architecture design, and will provide readers with a comprehensive survey, not available elsewhere, of all current standards for on- chip communication architectures.
267
Architecture and synthesis for on-chip multicycle communication
TL;DR: This paper proposes a regular distributed register (RDR) microarchitecture, which offers high regularity and direct support of multicycle on-chip communication and demonstrates promising results on a number of real-life examples.
77
Interconnect-aware high-level synthesis for low power
Lin Zhong,Niraj K. Jha +1 more
- 10 Nov 2002
TL;DR: The binding algorithm not only reduces power consumption in functional units and registers in the resultant register-transfer level (RTL) architecture, but also optimizes interconnects for power in order to integrate interconnect power optimization into high-level synthesis.
Optimal buffered routing path constructions for single and multiple clock domain systems
Soha Hassoun,Charles J. Alpert,Meera Thiagarajan +2 more
- 10 Nov 2002
TL;DR: This paper presents optimal and efficient polynomial algorithms that can be used to estimate communication overhead for interconnect and resource planning in single and multi-clock domain systems.
RF interconnects for communications on-chip
M.-C. Frank Chang,Eran Socher,Sai-Wang Tam,Jason Cong,Glenn Reinman +4 more
- 13 Apr 2008
TL;DR: A new way of implementing on-chip global interconnect that would meet stringent challenges of core-to-core communications in latency, data rate, and re-configurability for future chip-microprocessors (CMP) with efficient area and energy overheads is proposed.
References
The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
TL;DR: It is found possible to define delay time and rise time in such a way that these quantities can be computed very simply from the Laplace system function of the network.
1.7K
Signal Delay in RC Tree Networks
TL;DR: Upper and lower bounds for delay that are computationally simple are presented in this paper and can be used to bound the delay, given the signal threshold, and to certify that a circuit is "fast enough," given both the maximum delay and the voltage threshold.
Buffer placement in distributed RC-tree networks for minimal Elmore delay
L.P.P.P. van Ginneken
- 01 May 1990
TL;DR: An algorithm is presented for choosing the buffer positions for a wiring tree such that the Elmore delay is minimal, and an extension of the basic algorithm allows minimization of the number of buffers as a secondary objective.
543
•Book
Application-Specific Integrated Circuits
Michael John Sebastian Smith
- 01 Jan 1997
TL;DR: This book provides the first comprehensive introduction to Application Specific Integrated Circuits (ASICs) with a focus on semi-custom technology.
524
Related Papers (5)
Jason Cong
- 01 Apr 2001
H. B. Bakoglu
- 01 Jan 1990
Jason Cong,Zhigang Pan,Lei He,Cheng-Kok Koh,Kei-Yong Khoo +4 more
- 13 Nov 1997