Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip.
Amir H. Atabaki,Sajjad Moazeni,Fabio Pavanello,Fabio Pavanello,Hayk Gevorgyan,Jelena Notaros,Jelena Notaros,Luca Alloatti,Luca Alloatti,Mark T. Wade,Chen Sun,Seth Kruger,Huaiyu Meng,Kenaish Al Qubaisi,Imbert Wang,Bohan Zhang,Anatol Khilo,Christopher Baiocco,Milos A. Popovic,Vladimir Stojanovic,Rajeev J. Ram +20 more
TL;DR: A way of integrating photonics with silicon nanoelectronics is described, using polycrystalline silicon on glass islands alongside transistors on bulk silicon complementary metal–oxide–semiconductor chips to address the demand for high-bandwidth optical interconnects in data centres and high-performance computing.
read more
Abstract: Electronic and photonic technologies have transformed our lives-from computing and mobile devices, to information technology and the internet. Our future demands in these fields require innovation in each technology separately, but also depend on our ability to harness their complementary physics through integrated solutions1,2. This goal is hindered by the fact that most silicon nanotechnologies-which enable our processors, computer memory, communications chips and image sensors-rely on bulk silicon substrates, a cost-effective solution with an abundant supply chain, but with substantial limitations for the integration of photonic functions. Here we introduce photonics into bulk silicon complementary metal-oxide-semiconductor (CMOS) chips using a layer of polycrystalline silicon deposited on silicon oxide (glass) islands fabricated alongside transistors. We use this single deposited layer to realize optical waveguides and resonators, high-speed optical modulators and sensitive avalanche photodetectors. We integrated this photonic platform with a 65-nanometre-transistor bulk CMOS process technology inside a 300-millimetre-diameter-wafer microelectronics foundry. We then implemented integrated high-speed optical transceivers in this platform that operate at ten gigabits per second, composed of millions of transistors, and arrayed on a single optical bus for wavelength division multiplexing, to address the demand for high-bandwidth optical interconnects in data centres and high-performance computing3,4. By decoupling the formation of photonic devices from that of transistors, this integration approach can achieve many of the goals of multi-chip solutions 5 , but with the performance, complexity and scalability of 'systems on a chip'1,6-8. As transistors smaller than ten nanometres across become commercially available 9 , and as new nanotechnologies emerge10,11, this approach could provide a way to integrate photonics with state-of-the-art nanoelectronics.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A sub-wavelength Si LED integrated in a CMOS platform
Zheng Li,Jin Xue,Marc de Cea,Jaehwan Kim,Hao Nong,D. Chong,Kee Young Lim,Elgin Quek,Rajeev J. Ram +8 more
TL;DR: In this article , an electrically driven Si light-emitting diode with sub-wavelength emission area fabricated in an open-foundry microelectronics complementary metal-oxide-semiconductor platform is reported.
Deep Subwavelength Slotted Photonic Crystal Nanobeam in a Monolithic Silicon Photonics Foundry
Kellen P. Arnold,Christopher Whittington,Joshua A. Allen,Sami I. Halimi,Francis O. Afzal,Yusheng Bian,Abdelsalam Aboketaf,Takako Hirokawa,Sharon M. Weiss +8 more
TL;DR: Researchers design and fabricate a deep subwavelength slotted photonic crystal using a commercial silicon photonics process, achieving a four-fold enhancement of electric field energy through nanoscale corrugations, enabling intense light-matter interaction for on-chip applications.
Lasing from InP Nanowire Hetero-PCSELs
N. Jayawardana,Mark R. Larson,Chien-Te Tu,W. W. Wong,Hark Hoe Tan,C. Jagadish,Heidrun Schmitzer,Hans Wägner +7 more
- 29 Sep 2024
TL;DR: Researchers investigated lasing characteristics in InP nanowire hetero-PCSELs with hexagonal inner arrays surrounded by non-lasing outer arrays, finding threshold reduction due to feedback enhancement from back-reflected laser emission at the outer array boundary.
Data repository of the paper "Deep physical neural networks enabled by a backpropagation algorithm for arbitrary physical systems"
Logan G. Wright,Tatsuhiro Onodera,Martin M. Stein,Tianyu Wang,Darren T. Schachter,Zoey Hu,Peter L. McMahon +6 more
- 27 Apr 2021
TL;DR: A hybrid physical-digital algorithm called Physics-Aware Training is introduced to efficiently train sequences of controllable physical systems to act as deep neural networks, enabling unconventional machine learning hardware that is orders of magnitude faster and more energy efficient than conventional electronic processors.
•Posted Content
Roadmap on Material-Function Mapping for Photonic-Electronic Hybrid Neural Networks
TL;DR: A detailed look into a single node's perceptron is taken, discussing how it can be realized in hybrid photonic electronic heterogeneous technologies, and finding that the material ITO, in particular, could provide a viable path for both the perceptron weights and the nonlinear activation function, while simultaneously being a foundry process near material.
References
The electrical properties of polycrystalline silicon films
TL;DR: In this article, Boron doses of 1×1012-5×1015/cm2 were implanted at 60 keV into 1-μm-thick polysilicon films and Hall and resistivity measurements were made over a temperature range −50-250 °C.
2.8K
Micrometre-scale silicon electro-optic modulator
TL;DR: Electro-optic modulators are one of the most critical components in optoelectronic integration, and decreasing their size may enable novel chip architectures, and here a high-speed electro-optical modulator in compact silicon structures is experimentally demonstrated.
2.6K
A tale of three next generation sequencing platforms: comparison of Ion Torrent, Pacific Biosciences and Illumina MiSeq sequencers.
Michael A. Quail,Miriam Smith,Paul Coupland,Thomas D. Otto,Simon R. Harris,Thomas R. Connor,Anna Bertoni,Harold Swerdlow,Yong Gu +8 more
TL;DR: All three fast turnaround sequencers evaluated here were able to generate usable sequence, however there are key differences between the quality of that data and the applications it will support.
Nanometre-scale electronics with III–V compound semiconductors
TL;DR: In this article, the electron transport properties of group III-V compound semiconductors have been used for the development of the first nanometre-scale logic transistors, which is the first step towards the first IC transistors.
1.6K
MoS2 transistors with 1-nanometer gate lengths
Sujay B. Desai,Sujay B. Desai,Surabhi R. Madhvapathy,Surabhi R. Madhvapathy,Angada B. Sachid,Angada B. Sachid,Juan Pablo Llinas,Juan Pablo Llinas,Qingxiao Wang,Geun Ho Ahn,Geun Ho Ahn,Gregory Pitner,Moon J. Kim,Jeffrey Bokor,Jeffrey Bokor,Chenming Hu,H.-S. Philip Wong,Ali Javey,Ali Javey +18 more
TL;DR: Molybdenum disulfide (MoS2) transistors with a 1-nm physical gate length using a single-walled carbon nanotube as the gate electrode are demonstrated, which exhibit excellent switching characteristics with near ideal subthreshold swing of ~65 millivolts per decade and an On/Off current ratio of ~106.
Related Papers (5)
Chen Sun,Chen Sun,Mark T. Wade,Yunsup Lee,Jason S. Orcutt,Jason S. Orcutt,Luca Alloatti,Michael Georgas,Andrew Waterman,Jeffrey M. Shainline,Jeffrey M. Shainline,Rimas Avizienis,Sen Lin,Benjamin Moss,Rajesh Kumar,Fabio Pavanello,Amir H. Atabaki,Henry Cook,Albert Ou,Jonathan Leu,Yu-Hsin Chen,Krste Asanovic,Rajeev J. Ram,Milos A. Popovic,Vladimir Stojanovic +24 more