Proceedings Article10.1145/332357.332379
Incremental physical design
Jason Cong,Majid Sarrafzadeh +1 more
- 01 May 2000
- pp 84-92
74
TL;DR: The author states that "V" A i3J / -" 3T Q #4 H 3 ?
read more
Abstract: " # $ &% ')( +*, ! /. 0 # 21 3/ 4 657* 0 1 89 3 :;: / ?A@9 BC. DE FG H # cH #! 3N !> AB_ HW H A ! # U\ Ve :[!" 3/ T Ve%9')( 3JV"3J 3 f:a # 3c -" / A ! $ # d?g h H #3 ! !> B, : 9 G? 1. INTRODUCTION K!" 3/ j \ &4 e%9')( [ H ! 3 FG4 / 3&4 3/ A # U F UkR: / nm o p qr?Tb ) 3/3/3&3/UH 3cB_ .7 4 3J s 6 -" I tVum v w xNy"wUq7F9 3/3J k^ ! # 4j 3/ 2m zEo x_v {"x,y | qrF` / 3/ 3/3/ .7 ZI> H D Lm o p"x p y qrF`!> B, N 3/! gm w o x;} } q7F= # I # tVQ eV" # 6m ~ wUq7F f H A 6 c # :X 3Z 3/ 4 4W \ 4 U 65a%9')( /89* 0 1 3 ? 0 H T3 T F+ # U.7 . A kE C!" 3/3/9 #3 #D 4R H [ / 3/ 4 i A 3J / 4 3J 3; 3/ # " C " 3/ 4 A H " 4 3 m {"x+w w x o o x ~ ~ x p |"x p"w qr? G V F* 0 1 3AH DE LI> 3/ f c A 3/3 . " !> V 9 H R3JV"3J Y.7 DE aF>H #4 H .7 DE aF+ 4 .7 # DE aFd # V /.7 DE [m } y qrF= HWB_ HQ 3N B_ Q3/ N :_3JV" H 3/ 3 FODE U . GF
V"3/ 39 .73/ ? = H ]BC N :` H RI 4 ! j P H i H 3/ k 4e H 4 H U ?*, Y. ! \" Vf :9! 3/ Y f U\" T4 6% '
(" 3JV"3J Y. ! # 6B_ Hg DE K 3/ 4 g! 3/3/ 3 3Z:a 6 g A V ! \2!" t 3N l 3 DE /V2 R = 3/ 4 4 H 3 j H 4 3 ?Y ] #4 H 3 N T3J ? ;H U C #3= 3/ / T U C T H C 9 :> " "V" A i3J / -" 3T Q #4 H 3 ?j W H \ N3/ . GF>B; R # c AI Vc3/DE UVc H B_ Hj4 & ! H 3/ #3 c H Y :O! H V 3/ ) " 3/ 4 d?`W 9B_ H c:X T D # 3
U V"3/ 3] 3J A R : H = 3/3 ?) 3J. 3/39 kE NI k .7 / Uk 4YB_ H 9H D 4Y # # L5X: # A 4 G4E 3/ !> / O &3/H C3/ m v p qr? t #4 H 3_:X 93JV" H 3/ #3[ c # V -" 9 " B_H 3/ 4 i4 3_ # # d H 4 3 ?;[: H 3/ G UH 4 3C A " [ R , T G H 4 A H 3/ #4 dF / U , / 3= O A kE ` # !" DE 3) N 9 :O H R 3/ #4 2l tVc / 3 ?9c UH #3/ 3[ & / H ,!> / 3] : H , 3/ 4 R H O ; U\ !> 3/ :X 9 ! $ Qm y qr? 0 L Y 9 4 H 39 R " Z I" R4 T U E3/ 3] # N [3/H / O : # ? i V& DE ; #4 H 3
3/HN 3)3/ T # 4 F :X U Q 4 H 3 F` e A $ 4 QI> A 3/ VQ ". P QH _ ! # 4 F! F -" 4 ?;H W A # H 4 Q 3i 6 " # eB_H UH!> / :R H e 3/ 4 H cB, e 6 ! ! V H 3/ K 4 H 3c hB_H c 3A H jl V 3/!> P / S]? 0 3/ A 9 NI> :9 3/ H 3/3Z H e :& _ # V -" AH DE I> !> / R V F :X 3/ 4 R ! # 4Ym o } q7F ! # . im w ~ qrF_ hb]M` 0 4Pm o { x9p } qr?6 ; 4 !" #$ iH 3CI> c3J " L em y x>v v qrF B_H # m ~ q
" 3/3/ 3 ,1 1 !" #$ f3/ 4e P `3/ : # # VT! . 3 UH 4 3Z c A Z K H i 3/ #4 d? 0 B; k m o | q&! 3/ 3L g UH 4 V6 A ! ! # 4 4 H :X 9'd9,.7I 3/ b]M, 0 H A 3_ H R ! H . !" A tVP : H 3/ #4 d? 0 P C # 4W V"3/ 3 4 H 3!" 3/ c Wm ~ { qr?_b) # V F N 4 .7I 3/ c ". ]3/ UH # 4c " W 4 H H 3&I> 2! U. 3/ Z # em z } qr? t L H & U\" C DE 3/I 3/ 3 F B, : !> 3J. 3/ I C3/ -" # 3 F R3J 4 !> Y!" I 3] N H 9 :> ". d! / # 4 F ! # 4 F>! # F L -" /.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning
TL;DR: Compared to postfloorplan approach, the peak power-supply noise can be reduced by as much as 40% and the decap budget can be reduction by asMuch as 21% by using noise-aware floorplanning methodology.
ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis
TL;DR: Experimental results indicate that the proposed heterogeneous spatial-resolution adaptation and asynchronous thermal-element time-marching techniques are sufficient to make accurate dynamic and steady-state thermal analysis practical within the inner loops of IC synthesis algorithms.
DeltaSyn: an efficient logic difference optimizer for ECO synthesis
Smita Krishnaswamy,Haoxing Ren,Nilesh Modi,Ruchir Puri +3 more
- 02 Nov 2009
TL;DR: DeltaSyn is presented, a method for generating a highly optimized logic difference between a modified high-level specification and an implemented design that has the ability to locate boundaries in implemented logic within which changes can be confined.
57
TAPHS: thermal-aware unified physical-level and high-level synthesis
Zhenyu,Yonghong Yang,Jia Wang,Robert P. Dick,Li Shang +4 more
- 24 Jan 2006
TL;DR: An efficient and accurate thermal-aware floor-planning high-level synthesis system that makes use of integrated high- level and physical-level thermal optimization techniques to reduce the design's power consumption and peak temperature is proposed.
Incremental CAD
Olivier Coudert,Jason Cong,Sharad Malik,Majid Sarrafzadeh +3 more
- 05 Nov 2000
TL;DR: Fundamental problems in incremental logic synthesis and physical design are outlined and preliminary solutions to a subset of these problems are outlined.
50
References
•Book
Synthesis and optimization of digital circuits
Giovanni De Micheli
- 01 Jan 1994
TL;DR: This book covers techniques for synthesis and optimization of digital circuits at the architectural and logic levels, i.e., the generation of performance-and-or area-optimal circuits representations from models in hardware description languages.
A Linear-Time Heuristic for Improving Network Partitions
Charles M. Fiduccia,R. M. Mattheyses +1 more
- 01 Jan 1982
TL;DR: An iterative mincut heuristic for partitioning networks is presented whose worst case computation time, per pass, grows linearly with the size of the network.
2.5K
Partitioning sparse matrices with eigenvectors of graphs
TL;DR: In this paper, it is shown that lower bounds on separator sizes can be obtained in terms of the eigenvalues of the Laplacian matrix associated with a graph.
An Algorithm for Path Connections and Its Applications
TL;DR: The algorithm described in this paper is the outcome of an endeavor to answer the following question: Is it possible to find procedures which would enable a computer to solve efficiently path-connection problems inherent in logical drawing, wiring diagramming, and optimal route finding?
1.6K
Related Papers (5)
J. Crenshaw,Majid Sarrafzadeh,Prithviraj Banerjee,P. Prabhakaran +3 more
- 04 Mar 1999
[...]
Olivier Coudert,Jason Cong,Sharad Malik,Majid Sarrafzadeh +3 more
- 05 Nov 2000
Daniel Brand,Anthony Drumm,Sandip Kundu,Prakash Narain +3 more
- 06 Nov 1994