Patent
Implementation method of Reed-Solomon decoder
Hu Xinyu,Li Dongchuan,Wang Xing +2 more
- 15 Sep 2010
9
TL;DR: In this article, an implementation method of a Reed-Solomon decoder is described, where the decoder realizes solving on an error location and an error value polynomial by a controller, an arithmetic device and four shifting registers, thus achieving small and fixed delay time for decoding and regular structure.
read more
Abstract: The invention discloses an implementation method of a Reed-Solomon decoder. The Reed-Solomon decoder realizes solving on an error location polynomial and an error value polynomial by a controller, an arithmetic device and four shifting registers, and can decode a plurality of symbols of a Reed-Solomon code, thus achieving small and fixed delay time for decoding and regular structure.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Parallel encoding for non-binary linear block code
Kalyana Krishnan,Hai-Jo Tarn +1 more
- 26 Mar 2012
TL;DR: In this article, the P/L parity generation modules are coupled to an output of a corresponding one of the parity shift registers by a switch and also coupled to the input of the first parity shift register when its corresponding switch is closed.
5
Patent
Parallelization of error analysis circuitry for reduced power consumption
Itai Dror
- 24 Mar 2011
TL;DR: In this article, the authors propose a power efficient codewords error analysis circuitry for flash memory devices, which includes a highly parallel configuration with reduced complexity (e.g., reduced gate count) that a controller may cause to perform the error analysis under most circumstances.
5
Patent
Error locator polynomial decoder and method
Ishai Ilani,Kiran Kumar Gunnam +1 more
- 13 Mar 2017
TL;DR: In this article, an error locator polynomial generator circuit is configured to determine, during a first cycle of a clock signal, a first value of a parameter, which is associated with a first iteration of a decode operation and is based on a value of an ELC associated with prior iteration of the decode operation.
4
Patent
RS (reed Solomon) decoding method and device thereof in communication system
Wang Hang,Wen Wen,Xu Ning +2 more
- 20 May 2015
TL;DR: In this paper, a serial decomposition calculation of common parallel iBM algorithm is performed to reduce the hardware resource required for solving key equations, and path delay is reduced under the condition of no influence on continuous decoding.
3
Patent
Variable-order pipeline serial multiply-accumulator
Pan Hongbing,Huang Yan,Li Wei,Li Li,He Shuzhuan,Sha Jin +5 more
- 02 Apr 2014
TL;DR: In this paper, a variable-order pipeline serial multiply accumulator (VOPSMMC) is proposed, which consists of a group of multipliers, three groups of accumulators and corresponding control circuits.
2