Patent
Hexagonal field programmable gate array architecture
Michael D. Rostoker,James S. Koford,Ranko Scepanovic,Edwin R. Jones,Gobi R. Padmanahben,Ashok K. Kapoor,Valeriy B. Kudryavtsev,Alexander E. Andreev,Stanislav V. Aleshin,Alexander S. Podkolzin +9 more
- 21 Aug 1995
169
TL;DR: In this article, a tri-directional three-layer metal routing is proposed for hexagonal-shaped cells, where the conductors for interconnecting terminals of microelectronic cells of an integrated circuit prefer to be angularly displaced from each other.
read more
Abstract: Several inventions are disclosed. A cell architecture using hexagonal shaped cells is disclose. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60°. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed. A novel device called a "tri-ister" is disclosed. Triangular devices are disclosed, including triangular NAND gates, triangular AND gates, and triangular OR gates. A triangular op amp and triode are disclosed. A triangular sense amplifier is disclosed. A DRAM memory array and an SRAM memory array, based upon triangular or parallelogram shaped cells, are disclosed, including a method of interconnecting such arrays. A programmable variable drive transistor is disclosed. CAD algorithms and methods are disclosed for designing and making semiconductor devices, which are particularly applicable to the disclosed architecture and tri-directional three metal layer routing.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Adaptive pattern recognition based control system and method
Steven M. Hoffberg,Linda I. Hoffberg-Borghesani +1 more
- 01 Feb 1999
TL;DR: An adaptive interface for a programmable system, for predicting a desired user function, based on user history, as well as machine internal status and context, is presented for confirmation by the user, and the predictive mechanism is updated based on this feedback as mentioned in this paper.
1.1K
Patent
System for distributing clocks using a delay lock loop in a programmable logic circuit
David Jefferson,L. Todd Cope,Srinivas T. Reddy,Richard G. Cliff +3 more
- 16 Oct 1995
TL;DR: In this paper, a clock signal distribution system using a delay lock loop with specific digital circuits is presented. But the system is not suitable for the use of a single clock signal.
160
Patent
Phase-locked loop circuitry for programmable logic devices
Chiakang Sung,Joseph Huang,Bonnie I. Wang,Richard G. Cliff +3 more
- 04 Aug 1999
TL;DR: In this article, a phase-locked loop circuit (PLL) is adjustable in both phase and frequency by providing a plurality of taps on the voltage-controlled oscillator of the PLL, and providing separate multiplexers, each of which can select a different tap for the feedback loop and one for the output.
110
Patent
Configurable Circuits, IC's, and Systems
Herman Schmit,Michael R. Butts,Brad Hutchings,Steven Teig +3 more
- 28 Dec 2006
TL;DR: In this paper, a configurable integrated circuit (IC) is described, which includes a logic circuit for receiving input data sets and configuration data sets, and a connection circuit for supplying sets of the configuration data to the logic circuit at a particular rate for at least a particular time period.
109
Patent
Method and apparatus for routing
Steven Teig,Jonathan Frankle,Etienne Jacques,Andrew Caldwell +3 more
- 31 Dec 2002
TL;DR: In this paper, the shape of interconnect-line ends is dynamically defined on a particular layer based on the routing directions available on the particular layer to improve the alignment of route segments that have differing widths.
93
References
Auction algorithms for network flow problems : a tutorial introduction
TL;DR: A new and comprehensive class of algorithms for solving the classical linear network flow problem and its various special cases such as shortest path, max-flow, assignment, transportation, and transhipment problems are surveyed.
Patent
Multi-chip semiconductor arrangements using flip chip dies
Michael D. Rostoker
- 12 Nov 1992
TL;DR: Multi-chip, multi-tier semiconductor arrangements based upon single and double-sided flip-chips are described in this article, which dramatically increase the ratio of I/O area (periphery) to footprint area.
353
Patent
Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof
Carlos Dangelo,Nagasamy Vijay Kumar,Ahsan Bootehsaz,Suriiranga Purasannakumaru Raj +3 more
- 05 Apr 1991
TL;DR: In this article, a methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is described, which uses a systematic technique to map and enforce consistency of the semantics imbedded in the original, highlevel descriptions.
141
Patent
Personalizable gate array devices
Meir I. Janai,Zvi Or-Bach +1 more
- 23 Jun 1993
TL;DR: In this paper, customizable semiconductor devices, integrated circuit gate arrays and techniques to produce the same are disclosed, where the devices comprise integrated circuit blanks having a collection of semiconductor elements and at least one metal layer including fusible links interconnecting them into an inoperably connected integrated circuit blank.
117
Patent
High voltage semiconductor devices
David James Coe
- 23 Nov 1981
TL;DR: In this paper, a high voltage semiconductor device comprising a semiconductor substrate of a second conductivity type, a drift region of the second conductivities disposed over the substrate, and a lateral extension of the first conductivities extending laterally from the semiconductor region into the drift region, the lateral extension being spaced from a surface of the device.
102