Proceedings Article10.1109/AERO.2006.1655960
Hardware/software interface for high-performance space computing with FPGA coprocessors
J. Greco,Grzegorz Cieslewski,Adam Jacobs,Ian A. Troxel,Alan D. George +4 more
- 04 Mar 2006
- pp 1-10
TL;DR: A framework that allows Earth and space scientists to use FPGA resources through an abstraction layer is explored, and a synthetic aperture radar application is used to demonstrate the power of the system architecture.
read more
Abstract: Complex real-time signal and image processing applications require low-latency and high-performance hardware to achieve optimal performance. Building such a high-performance platform for space deployment is hampered by hostile environmental conditions and power constraints. Custom space-based FPGA coprocessors help alleviate these constraints, but their use is typically restricted by the need for TMR or radiation-hardened components. This paper explores a framework that allows Earth and space scientists to use FPGA resources through an abstraction layer. A synthetic aperture radar application is used to demonstrate the power of the system architecture. The performance of the application is shown to achieve a speedup of 19 when compared to a software solution and is able to maintain comparable data reliability. Projected speedups, for the same case study executing on the proposed flight system architecture, are several times better and also discussed. This work supports the Dependable Multiprocessor project at Honeywell and the University of Florida, a mission for the Space Technology 8 (ST-8) satellite of NASA's New Millennium Program.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A Spaceborne Synthetic Aperture Radar Partial Fixed-Point Imaging System Using a Field- Programmable Gate Array-Application-Specific Integrated Circuit Hybrid Heterogeneous Parallel Acceleration Technique.
TL;DR: The computational burden of the commonly used chirp scaling (CS) SAR imaging algorithm is analysed and a partial fixed-point processing scheme is proposed to reduce the system hardware cost.
34
Visions for application development on hybrid computing systems
Roger D. Chamberlain,Joseph M. Lancaster,Ron K. Cytron +2 more
- 01 May 2008
TL;DR: The current state of practice for application development on hybrid systems is reviewed and the vision of the application development languages and tools that would greatly benefit the process of designing, implementing, and deploying applications on hybrid system are presented.
27
Spatial avoidance of hardware faults using FPGA partial reconfiguration of tile-based soft processors
Clint Gauer,Brock J. LaMeres,David M. Racek +2 more
- 06 Mar 2010
TL;DR: This paper presents the design of a many-core computer architecture with fault detection and recovery using partial reconfiguration of an FPGA, which has the advantage of recovering from faults in both the circuit fabric and the configuration RAM of anFPGA in addition to spatially avoiding permanently damaged regions of the chip.
20
Multiparadigm Space Processing for Hyperspectral Imaging
Adam Jacobs,Chris Conger,Alan D. George +2 more
- 01 Mar 2008
TL;DR: This paper will explore design strategies and mappings of a hyperspectral imaging (HSI) classification algorithm for a mix of processing paradigms on an advanced space computing system, featuring MPI-based parallel processing with multiple PowerPC microprocessors each coupled with kernel acceleration via FPGA and/or AltiVec resources.
Convex regularization-based hardware/software co-design for real-time enhancement of remote sensing imagery
Alejandro Castillo Atoche,Alejandro Castillo Atoche,Yuriy V. Shkvarko,D. Torres Roman,H. Perez Meana +4 more
TL;DR: A new approach for high-resolution reconstruction and enhancement of remote sensing (RS) imagery in near-real computational time based on the aggregated hardware/software (HW/SW) co-design paradigm is addressed.
17
References
Reconfigurable computing: a survey of systems and software
Katherine Compton,Scott Hauck +1 more
TL;DR: The hardware aspects of reconfigurable computing machines, from single chip architectures to multi-chip systems, including internal structures and external coupling are explored, and the software that targets these machines is focused on.
Precision SAR processing using chirp scaling
TL;DR: Based on quantitative comparison, the chirp scaling algorithm provides image quality equal to or better than the precision range/Doppler processor, as defined by the system bandwidth.
1K
•Book
Processing of SAR Data: Fundamentals, Signal Processing, Interferometry
Achim Hein
- 10 Oct 2003
TL;DR: This practical reference presents new methods and algorithms concerning the interferometric processing of SAR data with emphasis on system and signal theory, namely how SAR imagery is formed, how interferometry SAR images are created, and a detailed mathematical description of different focussing algorithms.
77
Reconfigurable FPGAS for real time image processing in space
Anwar Dawood,S.J. Visser,John Williams +2 more
- 07 Nov 2002
TL;DR: This paper elaborates on implementing image processing algorithms and techniques on FPGAs for space applications and presents the implementation, testing and performance evaluation of a Gaussian filter and convolution engine on HPC-I.
51
Parallel synthetic aperture radar processing on workstation networks
P.G. Meisl,M.R. Ito,Ian G. Cumming +2 more
- 15 Apr 1996
TL;DR: The computational requirements of a typical high resolution satellite SAR data processing scenario is presented and a classification of approaches to partitioning the SAR problem for parallel processing is given.
31