Patent
Floating point arithmetic unit
Sato Shinya,Takahashi Shinichi +1 more
- 05 Sep 1997
1
TL;DR: In this paper, a floating point arithmetic unit which includes a cancelation discrimination is provided, where the possibility of cancelation is recognized by using a BCD(binary coded decimal) operation.
read more
Abstract: PROBLEM TO BE SOLVED: To provide a floating point arithmetic unit which includes a cancelation discrimination means to use a BCD(binary coded decimal) operation if the possibility of cancelation is recognized and therefore obtaining an accurate result including no cancelation error to prevent much deterioration of the processing speed SOLUTION: The arithmetic expression inputted via an arithmetic expression input means 1 is analyzed by an arithmetic expression analysis means 2 in regard to the arithmetic type and the numerical data Then an arithmetic control means 3 analyzes a series of arithmetic expressions of arithmetic operations into combinations of binomial operations When the binomial operations are carried out, a cancelation discrimination means 4 discriminates whether the cancelation occurs or not If the possibility of cancelation is recognized, a data conversion means 6 converts the numerical data into a BCD form and the data of the BCD form are calculated by a BCD calculation means 52 If the possibility of cancelation is not recognized, the numerical data are calculated by a floating point calculation means 51 The obtained arithmetic result is reflected on the original arithmetic expression and the binomial operations are repeated until the arithmetic expression is over
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Calculator and calculation program
Hisashi Ito
- 18 Oct 2007
TL;DR: In this paper, a graph function electronic calculator 1A performs calculation of a calculation expression inputted through an input part 30 by calculation digit numbers n, n+m. But when upper component values from a topmost digit to n+1 digit among an addition/subtraction result in the calculation digit number n +m become zero about addition and subtraction inside the calculation expression, a CPU 20 performs correction to make an addition or subtraction result of n zero.
Related Papers (5)
Sasaki Tatsuo
- 26 Apr 1988
Nagashima Shiro,Maruyama Tsugihito,Ueki Yoshikazu +2 more
- 03 Oct 1997
Tetsuya Okumura,Kenji Ito,Hiroshi Oyama +2 more
- 10 Nov 1995
Harald Böhm
- 01 Dec 1983