Patent
Event driven executive
Bhalchandra Ramchanda Tulpule,Robert E Collins,John Cheetham,Smith Cornwell +3 more
- 17 Jan 1989
TL;DR: In this paper, a precedence graph is used to model a set of dependent tasks, from which a dependency table and a prerequisite table are established for reference within each processor during execution.
read more
Abstract: Tasks may be planned for execution on a single processor or are split up by the designer for execution among a plurality of signal processors. The tasks are modeled using a design aid called a precedence graph, from which a dependency table and a prerequisite table are established for reference within each processor. During execution, at the completion of a given task, an end of task interrupt is provided from any processor which has completed a task to any and all other processors including itself in which completion of that task is a prerequisite for commencement of any dependent tasks. The relevant updated data may be transferred by the processor either before or after signalling task completion to the processors needing the updated data prior to commencing execution of the dependent tasks. Coherency may be ensured, however, by sending the data before the interrupt. When the end of task interrupt is received in a processor, its dependency table is consulted to determine those tasks dependent upon completion of the task which has just been signalled as completed, and task dependency signals indicative thereof are provided and stored in a current status list of a prerequisite table. The current status of all current prerequisites are compared to the complete prerequisites listed for all affected tasks and those tasks for which the comparison indicates that all prerequisites have been met are queued for execution in a selected order.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Network security system and method using a parallel finite state machine adaptive active monitor and responder
Paul C. Hershey,Donald B. Johnson,An V. Le,Stephen M. Matyas,John G. Waclawsky,John D. Wilkins +5 more
- 27 Oct 1993
TL;DR: In this paper, a system and method provide a security agent, consisting of a monitor and a responder, that respond to a detected security event in a data communications network, by producing and transmitting a security alert message to a network security manager.
423
Patent
Intelligent realtime monitoring of data traffic
John G. Waclawsky,Paul C. Hershey,Raymond F. Daugherty +2 more
- 23 Dec 1993
TL;DR: In this article, the authors present a system and method to enable real-time establishment and maintenance of a standard of operation for a data communications network, which is a data set which includes network activity which is historically categorized by traffic type and by activity.
152
Patent
System for distributing command/data packets tagged by their unit identifier for parallel processing by a ready processing unit and recombination
Russ W. Herrell,Theodore G. Rossin,Bradley W. Cain,Eric Charles Nelson +3 more
- 30 Mar 1993
TL;DR: In this paper, a serial stream of commands and associated data is distributed to a parallel array of processing units so that the data processed by the parallel processing units can be recombined in the original order in which the serial stream was received.
140
Patent
Dynamic fault-tolerant parallel processing system for performing an application function with increased efficiency using heterogeneous processors
Steven Rosenberry
- 31 Jan 1992
TL;DR: In this paper, a parallel processing system performs an application function by a plurality of processing unit contained within a single network, which includes at least one slave unit connected to a common network and capable of processing a specified amount of data at a particular processing speed.
135
Patent
Information collection architecture and method for a data communications network
Paul C. Hershey,Kenneth James Barker,Charles Steven Lingafelt,John G. Waclawsky +3 more
- 01 Mar 1993
TL;DR: In this paper, a system and process are disclosed that allows the collection of events to be organized and ordered so that relationship between events and the events themselves can be identified as a state or series of states which describe and allow control of performance aspects of protocol activity.
126
References
Patent
Multiple-microcomputer processing
Charles F. Summer,Robert O. Pettus,Ronald D. Bonnell,Michael N. Huhns,Larry M. Stephens +4 more
- 19 Nov 1980
TL;DR: The architecture of a special-purpose multiprocessor, hierarchically structured and functionally distributed, having ditributed cache memory for local processing and a common applictions task manager in each microcomputer is described in this article.
215
Patent
Data processing system having a memory using object-based information and a protection scheme for determining access rights to such information
Richard G. Bratt,Gerald F. Clancy,Edward S. Gavrin,Ronald H. Gruner,Craig J. Mundie,Stephen I. Schleimer,Steven J. Wallach +6 more
- 31 May 1984
TL;DR: In this paper, the authors present a protection technique to prevent unauthorized access to objects by users who are identified by a subject number which identifies the user, a process of the system for executing a user's procedure, and the type of operation to be performed by the user's procedures.
211
Patent
Task control means for a multi-tasking data processing system
Peter Y. Teng
- 09 Oct 1984
TL;DR: In this paper, a task control method and apparatus for controlling the interactive, concurrent execution of a plurality of general purpose data processing tasks in a data processing system is presented, which includes a memory for storing active tasks, a mass storage means for storing inactive tasks and a general purpose CPU.
199
Patent
(k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructions
Tangu Hao Shii,Huei Ling,Howard E. Sachar,Jeffrey Weiss,Yannis John Yamour +4 more
- 14 Mar 1983
TL;DR: In this paper, a secondary data flow facility with additional capability, to emulate the simultaneous processing of the prerequisite instruction and the dependent instruction, is proposed to improve simultaneous pipeline processing of inherently sequential instructions (k)-at-a-time, by eliminating delays for calculating prerequisite operands.
137
Patent
Multi-processor system employing job-swapping between different priority processors
Seigo Suzuki,Seiji Eguchi +1 more
- 16 Oct 1980
TL;DR: In this paper, a multi-processor system having a priority control wherein jobs are transferred between processors in a multiprocessor system when a new job is accepted by the system is presented, where the processors are arranged in a predetermined priority sequence and in response to an interrupt command, the system always directs a transferred job to which priority processor whose currently executing job is transferred to a lower priority processor.
125