Evaluation of Switching Loss Contributed by Parasitic Ringing for Fast Switching Wide Band-Gap Devices
Zheyu Zhang,Ben Guo,Fei Wang +2 more
69
TL;DR: In this article, the effects of parasitic ringing on the switching loss of wide band-gap (WBG) devices in a phase-leg configuration are derived, and two switching commutation modes, gate drive dominated mode and power loop dominated mode, respectively, are investigated, and the switching losses induced by damping ringing are identified.
read more
Abstract: Parasitic ringing is commonly observed during the high-speed switching of wide band-gap (WBG) devices. Additional loss contributed by parasitic ringing becomes a concern especially for high switching frequency applications. This paper investigates the effects of parasitic ringing on the switching loss of WBG devices in a phase-leg configuration. An analytical switching loss model considering parasitics in power devices and application circuit is derived. Two switching commutation modes, gate drive dominated mode and power loop dominated mode, are investigated, respectively, and the switching loss induced by damping ringing is identified. It is found that this portion of the loss is at most the energy stored in parasitics, which always exists regardless of the switching speed and parasitic ringing. Therefore, with the given WBG device in the specific application circuit, damping more severe parasitic ringing during faster switching transient would not introduce higher switching loss. Additionally, the extra switching loss induced by resonance among parasitics and crosstalk is investigated. It is observed that severe resonance and its resultant over-voltage during the turn- on transient worsen the crosstalk, causing large shoot-through current and excessive switching loss. The theoretical analysis has been verified by the double pulse test with a 1200-V/50-A SiC-based phase-leg power module.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Paralleling Silicon Carbide MOSFETs in Power Module for Traction Inverters: a Parametric Study
Alessandro Sitta,Giuseppe Mauromicale,Vittorio Giuffrida,Alessandra Manzitto,Marco Papaserio,Daniela Cavallaro,Gaetano Bazzano,Marco Renna,Santi Agatino Rizzo,Michele Calabretta +9 more
- 19 Apr 2021
TL;DR: In this paper, the authors present a parametric analysis of a SiC power module for traction inverters, with a three-phase topology, containing many paralleled dice for each swich.
3
A Comparison of the Hard-switching Performance of 650V Power Transistors with Calorimetric Verification
Daniel J. Rogers,Jack Bruford,Aleksandar Ristic-Smith,Kawsar Ali,Patrick Palmer,Ed Shelton +5 more
TL;DR: This study compares the hard-switching performance of four 650V power transistors (GaN HEMT, SiC MOSFET, Si IGBT, and Si superjunction MOSFET) using electrical and calorimetric measurements, with results showing a 1:3.2:14:31 ratio of total switching losses.
3
Novel High Gain Multiport Isolated DC-DC Converter with Bipolar Symmetric Outputs
Immanuel N. Jiya,Huynh Van Khang,Nand Kishor,Rade M. Ciric +3 more
- 17 Oct 2022
TL;DR: In this paper , a new isolated multiport dc-dc converter with bipolar inherently symmetric outputs (MIBDC) is proposed, which has a competitive advantage over its few counterparts in terms of the number of input ports, voltage gain and natural symmetry of the outputs.
3
A new GMR sensor based on gradient magnetic field detection for DC and wide-band current measurement
01 Jul 2022
TL;DR: In this article , a GMR current sensor is mounted in a fine tuned condensed gradient field which is optimized by the finite element analysis, and the noise due to the coupling between the amplifier circuits and the magnetic field is highlighted and analyzed by a six voltage source model.
3
Design and Implementation of Automated Characterization of T-type based Power Module for PV Inverter Reliability Assessment
09 Oct 2022
TL;DR: In this paper , a T-type-based power module is proposed and a unique characterization platform and corresponding automation procedure and implementation is presented. But the authors focus on a T type power module and propose a unique dynamic characterization design associated with the power module.
3
References
•Book
Fundamentals of Power Electronics
Robert W. Erickson,Dragan Maksimovic +1 more
- 31 Jul 1997
TL;DR: Converters in Equilibrium, Steady-State Equivalent Circuit Modeling, Losses, and Efficiency, and Power and Harmonics in Nonsinusoidal Systems.
Analytical loss model of power MOSFET
TL;DR: In this article, an accurate analytical model is proposed to calculate the power loss of a metal-oxide semiconductor field effect transistor (FET) by considering the nonlinearity of the capacitors and the parasitic inductance in the circuit, such as the source inductor shared by the power stage and driver loop, the drain inductor, etc.
574
Understanding the Effect of PCB Layout on Circuit Performance in a High-Frequency Gallium-Nitride-Based Point of Load Converter
David Reusch,Johan Strydom +1 more
TL;DR: In this article, the effect of PCB layout parasitic inductance on efficiency and peak device voltage stress for an eGaN FET-based point of load (POL) converter operating at a switching frequency of 1 MHz, an input voltage range of 12-28 V, an output voltage of 1.2 V, and an output current up to 20 A.
387
New Physical Insights on Power MOSFET Switching Losses
TL;DR: In this paper, the authors investigate the internal physics of MOSFET switching processes using a physically based semiconductor device modeling approach, and subsequently examine the commonly used power loss calculation method in light of the new physical insights.
303
Active Gate Driver for Crosstalk Suppression of SiC Devices in a Phase-Leg Configuration
TL;DR: In this paper, the authors proposed two active gate assist circuits to suppress crosstalk on the basis of the intrinsic properties of SiC power devices, and the experimental results show that both active gate drivers are effective to suppress CRSST, enabling turn-on switching losses reduction by up to 17% and negative spurious gate voltage minimization without the penalty of decreasing the switching speed.
282