Patent
Error-correcting method and decoder using the same
Tohru Inoue
- 05 Feb 1993
27
TL;DR: In this article, the Reed-Solomon code and the BCH code are used for correcting errors in a GF(2m) system with a buffer memory of m×L(L≧1)×N.
read more
Abstract: In a system in which errors are corrected using a BCH code or a Reed-Solomon code whose operations are defined on GF(2m), both transmitting and receiving sides are provided with a buffer memory which interleaves data in units of m×L(L≧1)×N, and errors are corrected by the Reed-Solomon code when the BCH code is employed at the transmitting side, and by the BCH code when the Reed-Solomon code is employed at the transmitting side.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Semiconductor memory device.
Tomoharu Tanaka,Hiroshi Nakamura,Toru Tanzawa +2 more
- 12 Mar 2008
TL;DR: In this paper, the read circuit senses a change in a voltage of the bitline of a bitline, and applies a voltage which is different from the first voltage to the gate of the first transistor when it senses a voltage change.
119
Patent
Interleaving method, interleaving apparatus, and recording medium in which interleave pattern generating program is recorded
Akira Shibutani,Hirohito Suda +1 more
- 09 Nov 1998
TL;DR: In this article, the data is read out in units of a column or row from the first interleaver and written into a plurality of second interleavers in the units of the column or rows.
75
Patent
Algebraic soft decoding of reed-solomon codes
Ralf Koetter,Alexander Vardy +1 more
- 23 Jun 2000
TL;DR: In this paper, a soft interpolation is performed to find the non-trivial polynomial QM(X,Y) of the lowest (weighted) degree whose zeros and their multiplicities are as specified by the matrix M.
55
Patent
High speed syndrome-based FEC encoder and system using same
Ralf Dohmen,Timo Frithjof Schuering,Leilei Song,Meng-Lin Mark Yu +3 more
- 13 May 2005
TL;DR: A decoder, encoder and corresponding system for providing fast forward error correction (FEC) decoding and encoding of syndrome-based error correcting codes is described in this paper. But the system is limited to three-parallel processing.
34
Patent
Error detection and correction for encoded data
Martin Aureliano Hassner,Rajesh Koul +1 more
- 15 Jun 2005
TL;DR: In this article, a system for detecting and correcting errors in a plurality of data bits comprises a static memory, a systematic encoder, a parity check encoder and a syndrome decoder.
29
References
Patent
Quadrature amplitude modulation communication system with transparent error correction
Nakamura Makoto,Tomoko Kodama +1 more
- 12 Apr 1990
TL;DR: In this article, a multi-level QAM communication system with Reed-Solomon encoder and decoder is proposed, where the phase ambiguity of the received signal is eliminated with differential coding.
107
Patent
Adaptively coded data communication system with half duplex and/or full duplex function
Atsushi Fukasawa,Takuro Sato,Haruhiko Akiyama,Manabu Kawabe +3 more
- 14 Jan 1986
TL;DR: In this paper, an error correction encoding method and a vehicle data communication apparatus based on the same for use in data communication via fading communication channels dominated by burst errors in the data communication among vehicles such as automobiles are disclosed.
90
Patent
Error-correction code for digital data on video discs
Neal Glover,Kermit Clausen,Chris Mayne,Randy Glissmann +3 more
- 15 May 1984
TL;DR: In this paper, the Reed/Solomon algorithm is used to detect and correct errors in a 32-block data field, where rows and columns are replaced by auxiliary check words derived from the remainder of the data field of the block.
85
Patent
Data transmission and reception apparatus and method
Yoichiro Sako,Kentaro Odaka +1 more
- 13 Apr 1989
TL;DR: A data transmission and reception apparatus and method capable of selecting either of two modes having the same sampling frequency in which the bit numbers of one data unit are either m or n (which are integral numbers and m>n), while using the same error correction encoder and decoder for the two modes, by inserting m-n bits of dummy data bits into the n-bit data.
73
Patent
Method and apparatus for decoding error correction code
Shinya C,Kentaro C,Tadashi C +2 more
- 19 Dec 1984
TL;DR: In this article, the first and second error correction codes (n1, k1) are decoded and the reliability of the decoding is judged by examining the state of the first pointer and the second pointer.
71