Patent
Error-checking and correcting decryption-key memory for programmable logic devices
Stephen M. Trimberger
- 17 May 2002
59
TL;DR: In this article, a programmable logic device includes a decryption key memory with a number of decryption-key fields and, for each key field, an associated error correction-code (ECC) field.
read more
Abstract: Described are circuits that detect and correct for decryption key errors. In one example, a programmable logic device includes a decryption key memory with a number of decryption-key fields and, for each key field, an associated error-correction-code (ECC) field. The PLD additionally includes error-correction circuitry that receives each key and associated ECC and performs an error correction before conveying the resulting error-corrected key to a decryptor.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages
Nima Mokhlesi
- 22 Jun 2006
TL;DR: In this paper, a set of nonvolatile storage elements undergoes initial programming, after which a reprogramming, with higher verify levels, is performed in non-real time, such as when a control enters a standby mode, when no other read or write tasks are pending.
194
Patent
Method and apparatus for protecting proprietary configuration data for programmable logic devices
Stephen M. Trimberger
- 29 Mar 2002
TL;DR: In this article, the authors describe a method of programming a programmable logic device using encrypted configuration data and a PLD adapted to use such encrypted data using a secret decryption key.
134
Patent
Configurable Circuits, IC's, and Systems
Herman Schmit,Michael R. Butts,Brad Hutchings,Steven Teig +3 more
- 28 Dec 2006
TL;DR: In this paper, a configurable integrated circuit (IC) is described, which includes a logic circuit for receiving input data sets and configuration data sets, and a connection circuit for supplying sets of the configuration data to the logic circuit at a particular rate for at least a particular time period.
109
Patent
Output circuit for semiconductor device, semiconductor device having output circuit, and method of adjusting characteristics of output circuit
Hiroki Fujisawa
- 10 May 2012
TL;DR: In this article, a first output buffer and a second output buffer are connected to a data pin, and a calibration circuit that is connected to the calibration pin is used to calibrate the output circuit.
48
Patent
Configurable integrated circuit with error correcting circuitry
Steven Teig,Jason Redgrave,Timothy Horel +2 more
- 27 Mar 2006
TL;DR: In this paper, an integrated circuit (IC) performs error detection and correction on configuration data, including a configuration memory for storing configuration data and error correction data, and a configuration correction circuitry for receiving the configuration data.
40
References
•Book
Handbook of Applied Cryptography
Alfred Menezes,Scott A. Vanstone,Paul C. van Oorschot +2 more
- 01 Jan 1996
TL;DR: A valuable reference for the novice as well as for the expert who needs a wider scope of coverage within the area of cryptography, this book provides easy and rapid access of information and includes more than 200 algorithms and protocols.
15K
Patent
Configurable electrical circuit having configurable logic elements and configurable interconnects
Ross H. Freeman
- 19 Feb 1988
TL;DR: In this article, a configurable logic array is defined as a plurality of logic elements that can be configured to perform different logic functions depending upon the control information placed in each logic element.
779
Patent
Method, apparatus, system and firmware for secure transactions
Stephen M. Curry,Donald W. Loomis,Christopher W. Fox +2 more
- 26 Sep 1996
TL;DR: In this paper, the authors present an electronic module used for secure transactions which is capable of passing information back and forth between a service provider's equipment via a secure, encrypted technique so that money and other valuable data can be securely passed electronically.
290
Patent
FPGA repeatable interconnect structure with hierarchical interconnect lines
Steven P. Young,Kamal Chaudhary,Trevor J. Bauer +2 more
- 26 Feb 1997
TL;DR: In this paper, a combination of single-length lines connecting to adjacent tiles and intermediate-length line connecting to tiles several tiles away creates an interconnect hierarchy which allows any logic block to be connected to any other logic block, yet also allows for fast paths to both adjacent tiles, and tiles some distance away.
249
Patent
Programmable switch for FPGA input/output signals
Thomas A. Kean
- 06 Jan 2000
TL;DR: In this paper, a programmable switch for a field programmable gate array (FPGA) allows a user to reconfigure or partially reconfigure the FPGA from within FPGAs, allowing an addressable configuration memory to be addressed through a set of pins for configuration and through user logic for reconfiguration.
238