Patent
Erase block data splitting
David Eggleston,Anthony Moschopoulos,Michael Murray,Brady L. Keays +3 more
- 24 Jun 2003
114
TL;DR: In this article, a distributed erase block sector sector user/overhead data scheme that splits the user data and overhead data and stores them in differing associated erase blocks is presented, which enhances fault tolerance and reliability of the Flash memory device.
read more
Abstract: A Flash memory device, system, and data handling routine is detailed with a distributed erase block sector user/overhead data scheme that splits the user data and overhead data and stores them in differing associated erase blocks. The erase blocks of the Flash memory are arranged into associated erase block pairs in “super blocks” such that when user data is written to/read from the user data area of a sector of an erase block of the super block pair, the overhead data is written to/read from the overhead data area of a sector of the other associated erase block. This data splitting enhances fault tolerance and reliability of the Flash memory device.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Variable sector-count ecc
William H. Radke
- 20 Mar 2006
TL;DR: In this article, improved memory devices, circuitry, and data methods are described that facilitate the detection and correction of data in memory systems or devices by increasing the data area of user data being covered by the ECC code.
256
Patent
Direct file data programming and deletion in flash memories
Alan Welsh Sinclair,Peter John Smith +1 more
- 08 Feb 2006
TL;DR: The file-based interface between the host and memory system allows the memory system controller to utilize the data storage blocks within the memory with increased efficiency as discussed by the authors, without the use of any intermediate logical addresses or a virtual address space for the memory.
219
Patent
Direct data file storage implementation techniques in flash memories
Alan Welsh Sinclair
- 08 Feb 2006
TL;DR: The file-based interface between the host and memory system allows the memory system controller to utilize the data storage blocks within the memory with increased efficiency as discussed by the authors, without the use of any intermediate logical addresses or a virtual address space for the memory.
177
Patent
Systems and methods for reducing unauthorized data recovery from solid-state storage devices
David E. Merry,Michael J. Hajeck +1 more
- 06 Mar 2009
TL;DR: In this paper, a memory system comprising one or more memory devices is purged to prevent unauthorized access to data stored therein, and a host system passes control of purge operations to the memory system.
176
Patent
Mass storage device with automated credentials loading
Carlos J. Gonzalez,Joerg Ferchau,Fabrice Jogand-Coulomb +2 more
- 27 Dec 2005
TL;DR: A portable mass storage device for use in two-factor authentication systems and methods is described in this paper, where a client application residing in the mass storage devices acts as both a password manager and an authentication manager that seamlessly performs the authentication procedures in the background while signing a user into various institutions of his choosing.
149
References
Patent
Flash EEprom system
Eliyahou Harari,Robert D. Norman,Sanjay Mehrotra +2 more
- 30 Mar 1990
TL;DR: In this paper, the authors proposed selective multiple sector erase, in which any combinations of Flash sectors may be erased together, and select sectors among the selected combination may also be de-selected during the erase operation.
1.2K
Patent
Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
Petro Estakhri,Berhanu Iman +1 more
- 13 Apr 2006
TL;DR: In this article, a memory storage system for storing information organized in sectors within a nonvolatile memory bank is disclosed, where sectors are organized into blocks with each sector identified by a host provided logical block address (LBA).
462
Patent
Maintaining erase counts in non-volatile storage systems
Chang Robert C,Bahman Qawami,Farshid Sabet-Sharghi +2 more
- 10 Sep 2003
TL;DR: In this article, a data structure in a non-volatile memory includes a first indicator that provides an indication of a number of times a first block of a plurality of blocks in a NVRAM has been erased.
336
Patent
Write reduction in flash memory systems through ECC usage
Robert D. Norman
- 15 Oct 1996
TL;DR: In this article, error correction code (ECC) circuitry receives the first set of data and calculates first ECC check bits representative of the first data, and then compares the first check bits with second check bits representing a second set of stored data stored in the array to generate an ECC comparison signal.
251
Patent
Method and apparatus for performing error correction on data read from a multistate memory
Frankie F. Roohparvar
- 01 Sep 1998
TL;DR: In this paper, a method and apparatus for performing error correction on data read from a multistate memory is described, where each cell in a memory device is read to generate a read voltage determined by a state of the cell and one of an ordered succession of encoded signals is selected based on the read voltage.
187