Proceedings Article10.1109/ISCAS.1999.777877
Energy efficient software through dynamic voltage scheduling
G. Konduri,J. Goodman,Anantha P. Chandrakasan +2 more
- 30 May 1999
- Vol. 1, pp 358-361
3
TL;DR: This work describes how the operating frequency and the supply voltage can be changed on a low power microprocessor and demonstrates over an order of magnitude reduction in the energy consumption.
read more
Abstract: The energy usage of computer systems is becoming important, especially for portable battery-operated applications and embedded systems. A significant reduction in the energy consumption of a program can be achieved via code optimizations that transform the code to take advantage of the Instruction Set Architecture (ISA) of the target processor. These code optimizations result in significantly shorter execution times of the software which in turn allow the operating frequency of the processor to be reduced, while maintaining the same throughput as the conventionally coded application. This reduction in operating frequency allows dynamic voltage scheduling to be applied to the processor, which results in energy reduction. This work describes how the operating frequency and the supply voltage can be changed on a low power microprocessor. The examples used show that over an order of magnitude reduction in the energy consumption is possible by using the aforementioned techniques.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
CMOS Integrated Switching Power Converters
Gerard Villar Pique,Eduard Alarcon +1 more
- 01 Jan 2011
TL;DR: The design space exploration is exposed and explained as the main tool to get an optimized design of a fully integrated switching power converter, while the merit figure to be optimized is defined as the power efficiency versus the occupied silicon area ratio.
23
Motivators in Green IT-outsourcing from Vendor's Perspective: A Systematic Literature Review
Rahmat Ullah Khan,Siffat Ullah Khan,Rafiq Ahmad Khan,Sikandar Ali +3 more
- 01 Jan 2015
TL;DR: This work has reviewed the literature through systematic literature review (SLR) process to identify motivators in Green IT-outsourcing from vendor's perspective and found more similarities than differences in the identified motivators across study strategy/methodology and period of years.
16
Capacitive voltage multipliers: a high efficiency method to generate multiple on-chip supply voltages
R. Balczewski,Ramesh Harjani +1 more
- 06 May 2001
TL;DR: All the capacitive voltage multipliers modes developed in this paper have either better or as good as the performance of previously presented designs.
8
References
A simple unpredictable pseudo random number generator
TL;DR: Two closely-related pseudo-random sequence generators are presented: the ${1 / P} generator, with input P a prime, and the $x^2 \bmod N$generator, which outputs the quotient digits obtained on dividing 1 by P.
A 160 MHz 32 b 0.5 W CMOS RISC microprocessor
J. Montanaro,R. Witek,K. Anne,A.J. Black,Elizabeth M. Cooper,Daniel W. Dobberpuhl,P. Donahue,J. Eno,A. Farell,G. Hoeppner,D. Kruckemyer,Thomas H. Lee,P. Lin,L. Madden,Daniel C. Murray,M. Pearce,S. Santhanam,K. Snyder,R. Stephany,S.C. Thierauf +19 more
- 08 Feb 1996
TL;DR: This custom VLSI implementation of a microprocessor architecture delivers 184 Drystone/MIPS at 162 MHz dissipating 0.5 W using an 1.5 V internal supply and Clock generation uses an on-chip PLL with 3.68 MHz input clock to minimize high frequency clock signals on the board.
733
A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
James Montanaro,Richard T. Witek,Krishna Anne,Andrew J. Black,Elizabeth M. Cooper,Daniel W. Dobberpuhl,Paul M. Donahue,Jim Eno,Gregory W. Hoeppner,David A. Kruckemyer,Thomas H. Lee,Peter C. M. Lin,Liam Madden,Daniel C. Murray,Mark H. Pearce,Sribalan Santhanam,Kathryn J. Snyder,Ray Stephany,Stephen C. Thierauf +18 more
TL;DR: A 160 MHz 500 mW 32 b StrongARM(R) microprocessor designed for low-power, low-cost applications that implements the ARM(R) V4 instruction set and is bus compatible with earlier implementations is described.
435
Embedded power supply for low-power DSP
TL;DR: In this article, the use of dynamically adjustable power supplies as a method to lower power dissipation in DSPs is analyzed, and power can be reduced substantially without sacrificing performance in fixed-throughput applications by slowing the clock and lowering supply voltage instead of idling when computational workload varies.
272
•Proceedings Article
Embedded power supply for low-power DSP
V. Gutnik,Anantha P. Chandrakasan +1 more
- 01 Jan 1997
TL;DR: In this article, the use of dynamically adjustable power supplies as a method to lower power dissipation in DSPs is analyzed, and power can be reduced substantially without sacrificing performance in fixed-throughput applications by slowing the clock and lowering supply voltage instead of idling when computational workload varies.
267