Efficient Mutation-Analysis Coverage for Constrained Random Verification
Tao Xie,Wolfgang Mueller,Florian Letombe +2 more
- 20 Sep 2010
- pp 114-124
TL;DR: This paper presents an efficient integration of mutation analysis into CRV flows, not only as a coverage gauge for simulation adequacy but also, a step further, to direct a dynamic adjustment of the test probability distribution.
read more
Abstract: Constrained random simulation based verification (CRV) becomes an important means of verifying the functional correctness of the increasingly complex hardware designs. Effective coverage metric still lacks for assessing the adequacy of these processes. In contrast to other coverage metrics, the syntax-based Mutation Analysis (MA) defines a systematic correlation between the coverage results and the test’s ability to reveal design errors. However, it always suffers from extremely high computation cost. In this paper we present an efficient integration of mutation analysis into CRV flows, not only as a coverage gauge for simulation adequacy but also, a step further, to direct a dynamic adjustment of the test probability distribution. We consider the distinct cost model of this MA-based random simulation flow and try to optimize the coverage process. From the probabilistic analysis of the simulation cost, a heuristics for steering the test generation is derived. The automated flow is implemented by the SystemC Verification Library and by CertitudeTM for mutation analysis. Results from the experiment with an IEEE floating point arithmetic design show the efficiency of our approach.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
HDL-Mutation Based Simulation Data Generation by Propagation Guided Search
Tao Xie,Wolfgang Mueller,Florian Letombe +2 more
- 31 Aug 2011
TL;DR: Case study with a floating point arithmetic IP design has shown that the cost function is able to guide effectively the search procedure towards a fault-detecting test, and the cost calculation time was observed to be minor compared to the actual design simulation time.
8
IP-XACT based system level mutation testing
Tao Xie,Wolfgang Mueller,Florian Letombe +2 more
- 09 Nov 2011
TL;DR: From the results, it can be seen that the defined IP-XACT mutation serves an effective qualification for simulation tests, in terms of its ability to reveal the weakness of the tests.
5
•Dissertation
Increasing Branch Coverage with Dual Metric RTL Test Generation
Kunal Bansal
- 02 Aug 2018
References
Hints on Test Data Selection: Help for the Practicing Programmer
TL;DR: In many cases tests of a program that uncover simple errors are also effective in uncovering much more complex errors, so-called coupling effect can be used to save work during the testing process.
2.2K
Constraint-based automatic test data generation
R.A. DeMilli,A.J. Offutt +1 more
TL;DR: Godzilla is a fault-based technique that uses algebraic constraints to describe test cases designed to find particular types of faults and has been integrated with the Mothra testing system.
884
Coverage directed test generation for functional verification using Bayesian networks
Shai Fine,Avi Ziv +1 more
- 02 Jun 2003
TL;DR: This paper addresses one of the main challenges of simulation based verification (or dynamic verification), by providing a new approach for coverage directed test generation (CDG), based on Bayesian networks and computer learning techniques.
Mutation analysis using mutant schemata
Roland H. Untch,A. Jefferson Offutt,Mary Jean Harrold +2 more
- 01 Jul 1993
TL;DR: A new method for performing mutation analysis that uses program schemata to encode all mutants for a program into one metaprogram, which is subsequently compiled and run at speeds substantially higher than achieved by previous interpretive systems.
On behavior fault modeling for digital designs
TL;DR: NewHigh-level behavior fault models that are associated with high-level hardware descriptions of digital designs that are based on the failure modes of the language constructs of the high- level hardware description language are introduced.
82