Patent
Dynamic data strobe detection
Hao Chen,Rakesh L. Notani,Sukalpa Biswas +2 more
- 08 Sep 2011
18
TL;DR: In this paper, a memory interface circuit is configured to determine an initial time value for capturing data from a memory based on a data strobe signal, which can be adjusted by reading a known value from memory.
read more
Abstract: Techniques are disclosed relating to determining when a data strobe signal is valid for capturing data. In one embodiment, an apparatus is disclosed that includes a memory interface circuit configured to determine an initial time value for capturing data from a memory based on a data strobe signal. In some embodiments, the memory interface circuit may determine this initial time value by reading a known value from memory. In one embodiment, the memory interface circuit further configured to determine an adjusted time value for capturing the data, where the memory interface circuit is configured to determine the adjusted time value by using the initial time value to sample the data strobe signal.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Maintenance operations in a DRAM
Frederick A. Ware,Robert E. Palmer,John W. Poulton +2 more
- 10 Nov 2015
TL;DR: In this paper, the memory controller transmits an auto-refresh command to the memory device, which performs refresh operations to refresh the memory cells and the command interface is placed into a calibration mode for the duration of the first time interval.
56
Patent
Semiconductor device latching data signal in response to strobe signal and information processing system including the same
Takai Yasuhiro
- 04 Sep 2012
TL;DR: In this paper, a device including a timing control circuit that receives a strobe signal supplied from outside to generate an internal strobe signals that are used as a timing signal to latch a data signal is described.
7
Patent
Conditional reference voltage calibration of a memory system in data transmisson
Robert E. Jeter,Rakesh L. Notani +1 more
- 29 Mar 2016
TL;DR: In this paper, a method and apparatus for memory subsystem calibration in which periodic calibrations of a data strobe delay and reference voltage are scheduled is described, and a reference score is determined based on a parameter of an eye opening.
5
Patent
Storage device communicating with specific pattern and operating method thereof
Jae-Sung Yu,Kui-Yon Mun,Young-Wook Kim +2 more
- 13 Jan 2016
TL;DR: In this article, a storage device includes a memory device configured to store data and a memory controller connected to the memory device through a data strobe line and a plurality of data lines.
4
Patent
Reception circuit, method for adjusting timing in reception circuit, and semiconductor device
Hiroyuki Kano,Takanori Aoshima,Hiroaki Ukai,Kazumi Kojima +3 more
- 20 May 2016
TL;DR: In this paper, a reception circuit includes a control signal generation circuit that generates a first enable signal based on a strobe signal and a second enable signal using a core clock signal and pointer control signal.
3
References
Patent
Semiconductor integrated circuit
Jo Noriko,Santo Takeshi +1 more
- 03 Mar 2005
TL;DR: In this article, a semiconductor integrated circuit having a logic circuit comprises a plurality of test input terminals for giving test signals to the SINR, test circuits for receiving the inputted test signals, and testing the logic circuit using the test signals; a test output terminal for externally monitoring an output signal of the IC; and an exclusive OR circuit for receiving output signals of the test circuits.
108
Patent
Individual data line strobe-offset control in memory systems
Scott C. Best
- 20 Aug 2004
TL;DR: In this article, the authors present a strobe-offset control system that automatically calibrates per-bit offset timing between data signals of individual data bits and corresponding strobe signals to remove the detected phase difference between the data signal and the strobe signal.
76
Patent
Method for synchronizing strobe and data signals from a RAM
Joseph M. Jeddeloh
- 13 Jul 1999
TL;DR: In this paper, the authors present a method for synchronizing a data signal and a data strobe signal received from a random access memory by asserting an enable signal on the input driver.
68
Patent
Synchronous memory read data capture
Peter B. Gillingham,Robert Mckenzie +1 more
- 30 Jun 2006
TL;DR: In this article, a method of snap-shot data training to determine the optimum timing of the DQS enable signal in a single read operation is provided, which is accomplished by first writing a Gray code count sequence into the memory and then reading it back in single burst.
63
Patent
Data sampling clock edge placement training for high speed gpu-memory interface
Ting-Sheng Ku,Ashfaq R. Shaikh +1 more
- 26 Jan 2005
TL;DR: In this paper, a variable delay cell is used to track the presence of errors in the received data pattern, and from the presence or absence of errors a preferred delay is selected and used for receiving data.
61