Proceedings Article10.1145/513918.514041
Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique
Mohab Anis,M. A. Mahmoud,Mohamed I. Elmasry,Shawki Areibi +3 more
- 10 Jun 2002
- pp 480-485
TL;DR: Two techniques for efficient gate clustering in MTCMOS circuits by modeling the problem via Bin-Packing and Set-Partitioning techniques, which offer significant reduction in both dynamic and leakage power over previous techniques during the active and standby modes respectively are presented.
read more
Abstract: Reducing power dissipation is one of the most principle subjects in VLSI design today. Scaling causes subthreshold leakage currents to become a large component of total power dissipation. This paper presents two techniques for efficient gate clustering in MTCMOS circuits by modeling the problem via Bin-Packing (BP) and Set-Partitioning (SP) techniques. An automated solution is presented, and both techniques are applied to six benchmarks to verify functionality. Both methodologies offer significant reduction in both dynamic and leakage power over previous techniques during the active and standby modes respectively. Furthermore, the SP technique takes the circuit's routing complexity into consideration which is critical for Deep Sub-Micron (DSM) implementations. Sufficient performance is achieved, while significantly reducing the overall sleep transistors' area. Results obtained indicate that our proposed techniques can achieve on average 90% savings for leakage power and 15% savings for dynamic power.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A novel low-power FPGA routing switch
Jason Helge Anderson,Farid N. Najm +1 more
TL;DR: It is shown that a considerable fraction of routing switches may be slowed down (operate in low-power mode) without impacting overall design performance, without impacting overall design performance.
5
Clustering based power optimization of digital circuits for FPGAs
TL;DR: K-means clustering algorithm is applied on the parameters obtained after synthesis and power analysis for identifying different types of digital circuits grouped into different clusters and it shows a good circuit clustering differentiation and helps in improving the proposed model by reducing the estimation error.
5
Leakage power minimization for the synthesis of parallel multiplier circuits
Keoncheol Shin,Taewhan Kim +1 more
- 26 Apr 2004
TL;DR: This paper presents a new approach to the synthesis of parallel multiplier circuits with an objective of minimizing leakage power consumption under circuit timing constraint based on the use of dual-threshold voltage (Vt) technology.
4
Low-power dissipation using FPGA architecture
Sundar Prakash Balaji Muthusamy,Vijayan Subramaniam +1 more
- 15 Mar 2012
TL;DR: The existing FPGA routing switch is compared with the proposed low-power FPGa routing circuitry and the experimental results show that the power dissipation in the proposed technique is less than the existingFPGA design.
4
Average leakage current macromodeling for dual-threshold voltage circuits
Yongjun Xu,Zuying Luo,Zhiguo Chen Zhiguo Chen,Xlaowei Li +3 more
- 08 Dec 2003
TL;DR: An average leakage current macromodeling for dual-threshold circuits is put forward and two methods to conquer it are proposed, table-lookup based simulation and statistical analysis.
4
References
1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS
TL;DR: In this article, a multithreshold-voltage CMOS (MTCMOS) based low-power digital circuit with 0.1-V power supply high-speed low power digital circuit technology was proposed, which has brought about logic gate characteristics of a 1.7ns propagation delay time and 0.3/spl mu/W/MHz/gate power dissipation with a standard load.
1.3K
Design and optimization of dual-threshold circuits for low-voltage low-power applications
TL;DR: In this paper, the dual-threshold technique is used to reduce leakage power by assigning a high-th threshold voltage to some transistors in noncritical paths, and using low-th thresholds transistor in critical path(s).
313
MTCMOS hierarchical sizing based on mutual exclusive discharge patterns
James Kao,Siva G. Narendra,Anantha P. Chandrakasan +2 more
- 01 May 1998
TL;DR: This paper proposes a methodology for sizing the sleep transistor for a large module based on mutual exclusive discharge patterns of internal blocks that will give an upper bound for theSleep transistor size required to meet any performance constraint.
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing
Supamas Sirichotiyakul,Tim Edwards,Chanhee Oh,Jingyan Zuo,Abhijit Dharchoudhury,Rajendran Panda,David Blaauw +6 more
- 01 Jun 1999
TL;DR: To overcome the complexity of state dependence in average leakage estimation, the concept of "dominant leakage states" and use state probabilities are introduced and this accurate estimation is used in a new sensitivity-based leakage and performance optimization approach for circuits using dual V/sub t/ processes.