Direct memory access peripheral unit controller

TL;DR: In this article, a direct memory access interface for transferring data between a host processor and a remote data center is described. But the authors do not specify how to transfer data between the host and remote data centers.

Abstract: For use in a data communication channel for transferring data between a host processor (101) and a remote data center (102), the disclosed direct memory access interface arrangement (103) comprises an input (203) and an output (204) register, a direct memory access interface controller (206), and a host access buffer (801) for loading a peripheral processor program into a random access memory (207). Connected between the data (251) and address buses (252) of a peripheral unit, the host access buffer transfers controller address signals from the host processor on the data bus to the address bus to write an initial memory address and program word count into registers of the controller. In response to write orders from the host processor, the controller uses the initial memory address and program word count to address locations in the memory in which the peripheral processor program may be loaded.