Detraque: Dynamic execution tracing techniques for automatic fault localization of hardware design code
1
TL;DR: Detraque is verified as able to improve Verilog fault localization effectiveness when used as a supplement to static analysis methods.
read more
Abstract: In an error-prone development process, the ability to localize faults is a crucial one. Generally speaking, detecting and repairing errant behavior at an early stage of the development cycle considerably reduces costs and development time. The debugging of the Verilog program takes much time to read the waveform and capture the signal, and in many cases, problem-solving relies heavily on experienced developers. Most existing Verilog fault localization methods utilize the static analysis method to find faults. However, using static analysis methods exclusively may result in some types of faults being inevitably ignored. The use of dynamic analysis could help resolve this issue. Accordingly, in this work, we propose a new fault localization approach for Verilog, named Detraque. After obtaining dynamic execution through test cases, Detraque traces these executions to localize faults; subsequently, it can determine the likelihood of any Verilog statement being faulty and sort the statements in descending order by suspicion score. Through conducting empirical research on real Verilog programs with 61 faulty versions, Detraque can achieve an EXAM score of 18.3%. Thus, Detraque is verified as able to improve Verilog fault localization effectiveness when used as a supplement to static analysis methods.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Rtl design flaws revisited: a data-driven study of systematic bug patterns in Verilog code
Xiankai Meng,Xiang Ji,Guangda Zhang,Jiayu He,Deheng Yang,Fangshu Chen,Jiahui Wang,Chengcheng Yu,X L Zhao,Jiang Wu +9 more
References
Measuring the Gap Between FPGAs and ASICs
Ian Kuon,Jonathan Rose +1 more
TL;DR: Experimental measurements of the differences between a 90- nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic are presented.
1.1K
A Survey on Software Fault Localization
TL;DR: A comprehensive overview of a broad spectrum of fault localization techniques, each of which aims to streamline the fault localization process and make it more effective by attacking the problem in a unique way is provided.
1.1K
Measuring the gap between FPGAs and ASICs
Ian Kuon,Jonathan Rose +1 more
- 22 Feb 2006
TL;DR: Experimental measurements of the differences between a 90- nm CMOS field programmable gate array (FPGA) and 90-nm CMOS standard-cell application-specific integrated circuits (ASICs) in terms of logic density, circuit speed, and power consumption for core logic are presented.
An Evaluation of Similarity Coefficients for Software Fault Localization
Rui Abreu,Peter Zoeteweij,A.J.C. van Gemund +2 more
- 18 Dec 2006
TL;DR: Different similarity coefficients that are applied in the context of a program spectral approach to software fault localization (single programming mistakes) show different effectiveness in terms of the position of the actual fault in the probability ranking of fault candidates produced by the diagnosis technique.
584
A theoretical analysis of the risk evaluation formulas for spectrum-based fault localization
Xiaoyuan Xie,Tsong Yueh Chen,Fei-Ching Kuo,Baowen Xu +3 more
- 22 Oct 2013
TL;DR: This work develops an innovative framework based on the concept that the determinant for the effectiveness of a formula is the number of statements with risk values higher than the risk value of the faulty statement.
395