Patent
DES cipher processor for full duplex interleaving encryption/decryption service
Lai Yi-Sern,Chuang I-Yao,Bor-Wen Chiou,Chin-Ning Yang +3 more
- 05 Oct 1998
81
TL;DR: A full duplex DES cipher processor (DCP) as mentioned in this paper supports sixteen rounds of data encryption standard (DES) operation in four encryption modes and four decryption modes, namely: Electronic Code Book (ECB), Cipher Block Chaining (CBC), Cipher Feedback (CFB), and Output Feedback (OFB) mode for both encryption and decryption.
read more
Abstract: A full duplex DES cipher processor (DCP) supports to execute sixteen rounds of data encryption standard (DES) operation in four encryption modes and four decryption modes, namely: Electronic Code Book (ECB) mode, Cipher Block Chaining (CBC) mode, Cipher Feedback (CFB) mode, and Output Feedback (OFB) mode for both encryption and decryption. A DCP is composed of an I/O unit, an IV/key storage unit, a control unit, and an algorithm unit. The algorithm unit is used to encrypt/decrypt the incoming text message. The algorithm unit having a crypto engine allows encryption and decryption performed alternately, by sharing the same crypto engine. Since for crypto applications in communication services like T1, E1, V.35, the algorithm unit operation time is much shorter than the data I/O time; in other word, the algorithm unit is in the idle state mostly. The full duplex operation is achieved by storing the interim results of the DES encryption operation in a cipher text buffer (CTB) and the decryption results in a plain text buffer (PTB), where the CTB and PTB are in the crypto engine. The full duplex DCP has two ports, one for encrypting and the other for decrypting. In addition, the DCP can also be used for single port simplex or dual port simplex applications.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Method for Protecting Intellectual Property Cores on Field Programmable Gate Array
Thomas A. Kean
- 02 Jul 2008
TL;DR: In this paper, the authors present techniques to protect intellectual property cores on field programmable gate arrays (FPGAs) by associating each FPGA with a secret key, which is used to charge a customer per-use or per-configuration of their intellectual property.
218
Patent
Method and apparatus for secure configuration of a field programmable gate array
Thomas A. Kean
- 21 Dec 2000
TL;DR: In this article, a field programmable gate array (FPG) has security configuration features to prevent monitoring of the configuration data for the FPGA array, which is stored in an external nonvolatile memory (32).
173
Patent
Method and System for High Performance Integration, Processing and Searching of Structured and Unstructured Data Using Coprocessors
Ronald S. Indeck,David Mark Indeck +1 more
- 12 Nov 2007
TL;DR: In this paper, the authors present a method and system for integrating an enterprise's structured and unstructured data to provide users and enterprise applications with efficient and intelligent access to that data.
138
Patent
Method and System for High Throughput Blockwise Independent Encryption/Decryption
David E. Taylor,Ronald S. Indeck,Jason R. White,Roger D. Chamberlain +3 more
- 22 Mar 2007
TL;DR: An encryption technique for encrypting a plurality of data blocks of a data segment where the encryption selectively switches between a blockwise independent randomized encryption mode and a cipher block chaining (CBC) encryption mode based on a configurable feedback stride was disclosed in this article.
124
Patent
Method of using a mask programmed key to securely configure a field programmable gate array
Thomas A. Kean
- 08 Feb 2001
TL;DR: In this article, a field programmable gate array has security configuration features to prevent monitoring of the configuration data for the FPGA array, which is stored in an external nonvolatile memory.
101
References
Patent
Method and apparatus for data encryption
Ralph C. Merkle
- 21 Dec 1989
TL;DR: In this paper, a method and apparatus for encrypting and decrypting data which operates efficiently on computers of differing architectures is disclosed, which uses part of the data input to access a table of pseudo-random numbers.
160
Patent
Block cipher system for data security
William Friedrich Ehrsam,Carl H. W. Meyer,Robert Lowell Powers,Paul Norman Prentice,John Lynn Smith,Walter Leonard Tuchman +5 more
- 24 Feb 1975
TL;DR: In this article, the product block cipher of the first half of the message block is modified by modulo-2 addition with an equal number of cipher key bits, selected in accordance with an arbitrary but fixed permutation, to produce a plurality of multi-bit segments forming the arguments for different nonlinear substitution function boxes.
93
Patent
Clock frequency modulation for secure microprocessors.
Eric Sprunk
- 16 Nov 1994
TL;DR: In this article, a secure microprocessor is provided with reduced vulnerability to attack by modulating the clock by a substantially random function to provide an unpredictable stream of clock pulses for processing data in accordance with a security algorithm.
87
Patent
Multi-cycle non-parallel data encryption engine
Mark Leonard Buer
- 15 Apr 1997
TL;DR: A multi-cycle, non-parallel DES encryption scheme that supports CBC, OFB, CFB, and ECB modes of operation was proposed in this paper, where three independent cipher stages are coupled together in series in order to implement a high-speed DES core.
79
Patent
Autotest of encryption algorithms in embedded secure encryption devices
Thomas H Likens,Thomas M. Norcross +1 more
- 31 Aug 1995
TL;DR: In this article, an internal state machine controller in an integrated circuit containing a cryptographic implementation independently tests and verifies each of the encryption and decryption algorithms and modes within the implementation with minimal processor intervention.
52