Patent
Decoding method, memory controlling circuit unit and memory storage device
Yeh Chih-Kang
- 04 Jan 2018
3
TL;DR: In this article, a decoding method, a memory controlling circuit unit and a memory storage device are provided, which includes: performing a first type decoding operation for a first frame including a first codeword to obtain a second codewords.
read more
Abstract: A decoding method, a memory controlling circuit unit and a memory storage device are provided. The decoding method includes: performing a first type decoding operation for a first frame including a first codeword to obtain a second codeword. The method also includes: recording error estimate information corresponding to the first frame according to an execution result of the first type decoding operation. The method further includes: updating the first codeword in the first frame to the second codeword if the error estimate information matches a first condition; and performing a second type decoding operation for a block code including the first frame.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Decoding method, memory storage device and memory control circuit unit
Khon Luong
- 07 Mar 2019
TL;DR: In this article, a decoding method for a rewritable NVRAM is presented, which includes decoding first data and second data according to a read command and generating a re-read data set if the first decoding operation fails.
2
Patent
Decoding method and associated circuit
Chu Tang-Ting
- 10 Sep 2020
TL;DR: In this paper, a decoding method and associated circuit are provided, which includes a first memory, a decoder and a control circuit, and the control circuit is configured to determine an allowed maximum iteration count for decoding a current frame according to an iteration counting for successfully decoding at least one previous frame of the current frame.
Patent
Bit tagging method, memory controlling circuit unit and memory storage device
Lin Wei,Lin Yu-Hsiang,Yu-Cheng Hsu +2 more
- 16 Jul 2019
TL;DR: In this article, a bit tagging method, a memory control circuit unit and a memory storage device are provided to determine whether a given codeword is a valid or unreliable bit.
References
Patent
Memory devices and encoding and/or decoding methods
Yongjune Kim,Jaehong Kim,Jun Jin Kong +2 more
- 27 Feb 2009
TL;DR: In this paper, a memory device may include an internal decoder configured to apply, to a first codeword read from the memory cell array, a first decoding scheme selected based on a characteristic of a first channel in which the first code is read to perform error control codes (ECC) decoding of the first codword, and apply to a second code read from a second cell array.
71
Patent
Nonvolatile semiconductor memory system
Hironori Uchikawa,Yoshihisa Kondo +1 more
- 02 Aug 2010
TL;DR: In this article, a nonvolatile semiconductor memory system with LDPC codes is described, which includes a memory, at least one first error correction unit and at least two second error correction units.
42
Structured Bit-Interleaved LDPC Codes for MLC Flash Memory
TL;DR: This work analyzes binary regular LDPC codes in the standard bit-interleaved coded modulation implementation to determine what ratio of each type of bit should be connected at the check nodes to improve the decoding threshold, and proposes a construction of nonbinaryLDPC codes using their binary images, resulting in check node types that come close to these optimal ratios.
28
Patent
Method, apparatus and system for coding and decoding of ldpc codes
Yanbo Cao,Hongqiang Li,Lu An,Yuanxin Qiao,Jianxun Sun,Yuxin Dong +5 more
- 06 Jun 2008
TL;DR: In this paper, a method, an apparatus and a system for low-density parity-check (LDPC) coding and decoding is presented. But the present method is not suitable for high-speed data services.
24
Patent
Decoding of product codes
Roy D. Cideciyan,Simeon Furrer,Robert Allen Hutchins +2 more
- 01 Feb 2016
TL;DR: In this article, a method for decoding data includes iteratively decoding all first subsets of a set of data two or more times in each half iteration using two-or more C1-decoding methods when a first subset is not decoded successfully using a first C1 decoding.
7
Related Papers (5)
Yongjune Kim,Jaehong Kim,Jun Jin Kong +2 more
- 27 Feb 2009
Masao Orio
- 11 Oct 2007
Shin Lin Shieh,Po-Ning Chen,Yung Hsiang Han +2 more
- 25 Oct 2007