Patent
Decoding device, decoding method and radio communication device
Hiroyuki Yoshikawa,博幸 吉川 +1 more
- 19 Mar 2012
1
TL;DR: In this article, the authors propose a decoding device that includes an error correction decoding unit for decoding of a soft decision value of input reception data by iterative decoding processing; a data error detection unit 403 for detecting the presence of a data data error in the output of the error-correcting decoding unit; and a control unit 404 for determining the number of valid bits of data of an error decoding target.
read more
Abstract: PROBLEM TO BE SOLVED: To perform decoding at high speed by reducing the decoding processing amount of reception data, according to the communication quality of a transmission path.SOLUTION: A decoding device includes: an error correction decoding unit 402 for performing error correction decoding of a soft decision value of input reception data by iterative decoding processing; a data error detection unit 403 for detecting the presence of a data error in the output of the error correction decoding unit; and a control unit 404 for determining the number of valid bits of data of an error correction decoding target, on the basis of the number of repetition times of the iterative decoding processing when the error correction decoding is performed on the header of the reception data, and the detection result of the data error detection unit. When the number of repetition times is small, the decoding device restricts the number of valid bits by fixing the lower bit of a reception data RD2 to 0, because of good transmission path quality.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Memory controller for a non-volatile memory, memory system and method
Daiki Watanabe,Daisuke Fujiwara,Kosuke Morinaga,Osamu Torii +3 more
- 12 Mar 2019
TL;DR: In this article, a memory controller for controlling a nonvolatile memory in which multi-dimensional error correction code having two or more component codes is stored, the memory controller configured to read out the multidimensional ECC code; acquire a received word of the multi-dimensions ECC; hold an intermediate decoded word of ECC, and record first recurrence information for reproducing a value of the first error symbol before rewriting; determine whether the first rewriting process is erroneous correction based on a result of the second decoding process; and when it is determined that the first
References
Patent
Broadcast receiver and method for optimizing a scale factor for a log-likelihood mapper
Sahan S. Gamage,Bernard Arambepola,Thushara Hewavithana,Parveen K. Shukla,Vinesh Bhunjun +4 more
- 30 Dec 2008
TL;DR: In this article, the scale factor in a log-likelihood ratio (LLR) mapper is optimized for a broadcast receiver with a low-density parity-check (LDPC) decoder.
27