Open AccessJournal Article
Dataflow-Style Java Parallel Programming Model and Runtime Optimization
TL;DR: This paper presents a dataflow-style Java parallel programming model with a runtime profile based thread duplication algorithm to exploit data level parallelism and a new dataflow polymorphism feature is introduced.
read more
Abstract: This paper presents a dataflow-style Java parallel programming model with a runtime profile based thread duplication algorithm to exploit data level parallelism. Furthermore, a new dataflow polymorphism feature is introduced. This model has been implemented in an open source Java virtual machine. Evaluations on real machine show good speedup for benchmark applications.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Xbox 360 system architecture
Jeffrey A. Andrews,Nicholas R. Baker +1 more
- 01 Aug 2005
TL;DR: This article consists of a collection of slides from the author's conference presentation on the Xbox 260 system architecture, including hardware specifications; system architecture and design choices; and the system programming environment.
References
The click modular router
TL;DR: On conventional PC hardware, the Click IP router achieves a maximum loss-free forwarding rate of 333,000 64-byte packets per second, demonstrating that Click's modular and flexible architecture is compatible with good performance.
2.6K
The Landscape of Parallel Computing Research: A View from Berkeley
Krste Asanovic,Ras Bodik,Bryan Catanzaro,Joseph Gebis,Parry Husbands,Kurt Keutzer,David A. Patterson,William Plishker,John Shalf,Samuel Williams,Katherine Yelick +10 more
- 18 Dec 2006
TL;DR: The parallel landscape is frame with seven questions, and the following are recommended to explore the design space rapidly: • The overarching goal should be to make it easy to write programs that execute efficiently on highly parallel computing systems • The target should be 1000s of cores per chip, as these chips are built from processing elements that are the most efficient in MIPS (Million Instructions per Second) per watt, MIPS per area of silicon, and MIPS each development dollar.
The Click modular router
Robert Morris,Eddie Kohler,John Jannotti,M. Frans Kaashoek +3 more
- 12 Dec 1999
TL;DR: The Click IP router can forward 64-byte packets at 73,000 packets per second, just 10% slower than Linux alone, and is easy to extend by adding additional elements, which are demonstrated with augmented configurations.
The Raw microprocessor: a computational fabric for software circuits and general-purpose programs
Michael Taylor,Jung Hun Kim,Jason Miller,David Wentzlaff,Fae Ghodrat,Ben Greenwald,Henry Hoffman,Paul Johnson,Jae-Wook Lee,Woo Sik Lee,A. Ma,Arvind Saraf,M. Seneski,Nathan Shnidman,Volker Strumpen,Matthew I. Frank,Saman Amarasinghe,Anant Agarwal +17 more
TL;DR: The Raw microprocessor research prototype uses a scalable instruction set architecture to attack the emerging wire-delay problem by providing a parallel, software interface to the gate, wire and pin resources of the chip.
The problem with threads
TL;DR: For concurrent programming to become mainstream, threads must be discarded as a programming model, and nondeterminism should be judiciously and carefully introduced where needed, and it should be explicit in programs.