Proceedings Article10.1109/ASYNC.2004.1299298
Data synchronization issues in GALS SoCs
Rostislav (Reuven) Dobkin,Ran Ginosar,Christos P. Sotiriou +2 more
- 19 Apr 2004
- pp 170-180
TL;DR: Locally generated, arbitrated clocks for GALS SoCs face the risk of synchronization failures if clock delays are not accounted for, based on clock delays, cycle times, and complexity of the asynchronous port controllers.
read more
Abstract: Locally generated, arbitrated clocks for GALS SoCs as stated in S. Moore et al. (April 2002) face the risk of synchronization failures if clock delays are not accounted for. The problem is analyzed based on clock delays, cycle times, and complexity of the asynchronous port controllers. A number of methods are presented. In some cases, it is sufficient to extract all the delays and verify whether the system is susceptible to metastability. In other cases, when high data bandwidth is not required, asynchronous synchronizers or matched-delay asynchronous ports may be employed. Arbitrated clocks may be traded off for locally delayed input and output ports, facilitating high data rates. The latter circuits have been simulated, to verify their performance.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A survey of research and practices of Network-on-chip
TL;DR: The research shows that NoC constitutes a unification of current trends of intrachip communication rather than an explicit new alternative.
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
TL;DR: This paper provides a general description of NoC architectures and applications and enumerates several related research problems organized under five main categories: Application characterization, communication paradigm, communication infrastructure, analysis, and solution evaluation.
775
System-on-Chip: Reuse and Integration
Resve A. Saleh,Steven J. E. Wilton,Shahriar Mirabbasi,Alan J. Hu,Mark R. Greenstreet,Guy G.F. Lemieux,Partha Pratim Pande,C. Grecu,Andre Ivanov +8 more
- 10 Jul 2006
TL;DR: This paper focuses on the reuse and integration issues encountered in this paradigm shift in system-on-chip (SoC) design, which includes connecting the computational units to the communication medium, which is moving from ad hoc bus-based approaches toward structured network- on- chip (NoC) architectures.
297
Design of on-chip and off-chip interfaces for a GALS NoC architecture
Edith Beigne,P. Vivet +1 more
- 13 Mar 2006
TL;DR: The proposed on-chip interface not only handles the resynchronization between the synchronous and asynchronous NoC domains, but also implements NoC communication priorities, and a new concept of mixed synchronous/asynchronous dual mode NoC port is proposed as an efficient off-chip NoC interface for NoC-based open-platform prototyping.
102
The MANGO clockless network-on-chip: Concepts and implementation
Tobias Bjerregaard,Jens Sparsø +1 more
- 01 Feb 2006
TL;DR: This paper presents the MANGO NoC, and explains how its key characteristics (clockless implementation, standard socket access points and guaranteed communication services) make MANGO suitable for a modular SoC design flow.
63
References
Globally-Asynchronous Locally-Synchronous Systems.
D M Chapiro
- 01 Oct 1984
TL;DR: In this article, the authors provide a new framework for the design of very high performance digital machines and present new algorithms to compile the specifications of such machines onto efficient circuits, and to verify the correctness of the resulting machines.
Practical design of globally-asynchronous locally-synchronous systems
J. Muttersbach,T. Villiger,Wolfgang Fichtner +2 more
- 02 Apr 2000
TL;DR: This paper describes a complete design methodology for a globally asynchronous on-chip communication network connecting both locally-synchronous and asynchronous modules and confirmed the validity of the concept by applying it to an ASIC design implementing the Safer crypto-algorithm.
315
Patent
Clock distribution network
Mario J. Paniccia,Ian A. Young,Thomas P. Thomas,Valluri R. Rao +3 more
- 26 Jun 1998
TL;DR: In this paper, an optical source is configured to emit optical pulses at a desired clock frequency and the optical pulses are separated into a plurality of split optical pulses, each of which is received by a clock receiver node in a semiconductor die.
154
Miller and noise effects in a synchronizing flip-flop
C. Dike,Edward A. Burton +1 more
TL;DR: In this paper, the effects of Miller coupling and thermal noise on a synchronizing flip-flop are described and a worst case mean-time-between-failure bound is established.
141
Point to point GALS interconnect
Simon W. Moore,G. Taylor,Robert Mullins,Peter Robinson +3 more
- 08 Apr 2002
TL;DR: In this paper, the authors present an interface wrapper circuit for point-to-point communication in a globally asynchronous locally synchronous (GALS) system, a possible methodology for managing the predicted increase in clock domains.
Related Papers (5)
D M Chapiro
- 01 Oct 1984
Ran Ginosar
- 12 May 2003
Simon W. Moore,G. Taylor,Robert Mullins,Peter Robinson +3 more
- 08 Apr 2002