Book Chapter10.1007/978-1-4615-1527-2_11
Data Management for Sequential Computer Systems
David Zhang,Xiaobo Li,Zhiyong Liu +2 more
- 01 Jan 2001
- pp 195-220
TL;DR: This chapter discusses the cache line conflict problem and some techniques to solve it and some special issue (data reuse rate) need to be considerate in cache systems.
read more
Abstract: As the advances in hardware technology, the gap between fast CPU and the slow memory system is increased severely also in sequential computer systems. Hierarchical memory systems are used in sequential computers to bridge the gap. Cache is a widely used mechanism in the memory hierarchy. But it has been found that cache performance is not satisfying for many important application algorithms since its hit ratio is very low for many frequently data access patterns due to conflict use of the cache lines. This problem shares some similarity with the problem of memory module access conflict in parallel memory systems discussed in Chapter 10. In addition, some special issue (data reuse rate) need to be considerate in cache systems. We will discuss the cache line conflict problem and some techniques to solve it in this chapter.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
References
•Book
Computer and Robot Vision
Robert M. Haralock,Linda G. Shapiro +1 more
- 01 Sep 1991
TL;DR: This two-volume set is an authoritative, comprehensive, modern work on computer vision that covers all of the different areas of vision with a balanced and unified approach.
The cache performance and optimizations of blocked algorithms
Monica D. Lam,Edward E. Rothberg,Michael E. Wolf +2 more
- 01 Apr 1991
TL;DR: It is shown that the degree of cache interference is highly sensitive to the stride of data accesses and the size of the blocks, and can cause wide variations in machine performance for different matrix sizes.
Cache profiling and the SPEC benchmarks: a case study
Alvin R. Lebeck,Darien Wood +1 more
TL;DR: It is shown that cache profiling, using the CProf cache profiling system, improves program performance by focusing a programmer's attention on problematic code sections and providing insight into appropriate program transformations.