Patent
Data control method and data controller
Tanaka Noriyuki
- 28 Jul 2011
1
TL;DR: In this paper, a data control method and data controller for preventing the generation of the area where effective data is not written is proposed, which is performed as follows: data is written to the minimum writing unit being xth from the top in a flash memory 22 where the minimum data size is n bits, and the effective data length of the data written to m bits.
read more
Abstract: PROBLEM TO BE SOLVED: To provide a data control method and data controller for preventing the generation of the area where effective data is not written. SOLUTION: The data control method is performed as follows. Data is written to the minimum writing unit being xth from the top in a flash memory 22 where the minimum writing unit is n bits, and the effective data length of the data written to the xth minimum writing unit is m bits. In this case, when new data of l bit is written, the new data is divided into (n-m)-bit data, y pieces of n-bit data, and j-bit data (j=l-((n-m)+(n×y))). First data, where (n-m)-bit data are aligned after the alignment of values "1" for m bits, and second data, where the values "1" are aligned for n-j bits after the j-bit data, are generated. The first data, y pieces of n-bit data, and the second data are respectively written to the xth, x+1th to x+yth, and x+y+1th minimum writing units. COPYRIGHT: (C)2011,JPO&INPIT
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Data access apparatus using memory device wherein 24-bit data is divided into three segments that has predetermined addresses mapped to addresses of single 8-bit device
Park Tae-Bum
- 19 May 2020
TL;DR: In this paper, a data access apparatus includes a memory device including a plurality of addresses, an address mapping unit configured to map the addresses of the memory device with respective predetermined addresses such that they correspond to each other, a data division unit, and a data mapping unit configuring to map respective predetermined specific addresses in regions divided by the data division units.
References
Patent
Memory controller and memory system unit
Hideyuki Furukawa,秀之 古川 +1 more
- 21 Jan 2002
TL;DR: In this paper, a data buffer of the memory controller receives first program data with a size smaller than a size of a page buffer from a system and it stores the received data.
7
Patent
Semiconductor memory device and control method of semiconductor memory device
Kojo Tomoaki,Masahiro Tanaka +1 more
- 29 May 2008
TL;DR: In this paper, the authors proposed a memory access control scheme for a semiconductor memory device with many nonvolatile memory cells MC in which write-in of data is limited to the prescribed logical value, and a plurality of memory cores M1 to M4 made an object of access control respectively independently.
5
Patent
Buffer memory controller
Shiyu Yasuhiro
- 02 Dec 1997
TL;DR: In this paper, the problem of separating and extracting each sample from a bit stream for a buffer memory which divides each sample of an input bit stream in every specific bit and successively stores these divided samples in word unit is solved.
3
Related Papers (5)
Sakagami Hirofumi,Kadokawa Yuichi,Takatsu Kazunori +2 more
- 23 Oct 2008
Ming-Yung Shih
- 13 May 2004
Yasuhiro Watanabe
- 08 Sep 2010
Koubun Sakagami,Akihiko Shimizu +1 more
- 21 Oct 2003