Proceedings Article10.1145/605397.605412
Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency
Raksit Ashok,Saurabh Chheda,Csaba Andras Moritz +2 more
- 01 Oct 2002
- Vol. 37, Iss: 10, pp 133-143
TL;DR: Cool-Mem is presented, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general purpose architectures.
read more
Abstract: This paper presents Cool-Mem, a family of memory system architectures that integrate conventional memory system mechanisms, energy-aware address translation, and compiler-enabled cache disambiguation techniques, to reduce energy consumption in general purpose architectures. It combines statically speculative cache access modes, a dynamic CAM based Tag-Cache used as backup for statically mispredicted accesses, various conventional multi-level associative cache organizations, embedded protection checking along all cache access mechanisms, as well as architectural organizations to reduce the power consumed by address translation in virtual memory. Because it is based on speculative static information, the approach removes the burden of provable correctness in compiler analysis passes that extract static information. This makes Cool-Mem applicable for large and complex applications, without having any limitations due to complexity issues in the compiler passes or the presence of precompiled static libraries. Based on extensive evaluation, for both SPEC2000 and Mediabench applications, 12% to 20% total energy savings are obtained in the processor, with performance ranging from 1.2% degradation to 8% improvement, for the applications studied.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Reducing memory reference energy with opportunistic virtual caching
Arkaprava Basu,Mark D. Hill,Michael M. Swift +2 more
- 09 Jun 2012
TL;DR: An Opportunistic Virtual Cache is proposed that exposes virtual caching as a dynamic optimization by allowing some memory blocks to be cached with virtual addresses and others with physical addresses, and saves 94-99% of TLB lookup energy and nearly 23% of L1 cache dynamic lookup energy.
Patent
Statically speculative compilation and execution
Csaba Andras Moritz
- 09 Jul 2002
TL;DR: In this article, the authors present a compiler architecture framework for statically speculative compilation of speculative static information, which supports static speculation driven mechanisms and controls, and executes a compiled program using the speculative information.
57
Patent
Energy-focused compiler-assisted branch prediction
Saurabh Chheda,Kristopher Carver,Raksit Ashok +2 more
- 18 Jan 2005
TL;DR: In this article, the compiler inserted information ahead of a selected branch instruction to statically expose and control how the prediction should be completed and which mechanism should be used to achieve energy and performance efficiency.
53
Patent
Security of program executables and microprocessors based on compiler-architecture interaction
Saurabh Chheda,Kristopher Carver,Raksit Ashok +2 more
- 12 Nov 2004
TL;DR: In this article, the authors propose a processor framework where an instruction is decoded during execution with the help of information provided by a previously decoded control instruction, and a method wherein instruction set encodings are randomly generated at compile time.
50
Patent
Securing microprocessors against information leakage and physical tampering
Csaba Andras Moritz,Saurabh Chheda,Kristopher Carver +2 more
- 27 Nov 2012
TL;DR: A processor system with random instruction encoding and randomized execution as discussed by the authors provides effective defense against offline and runtime security attacks including software and hardware reverse engineering, invasive microprobing, fault injection, and electromagnetic power analysis.
42
References
•Book
Computer Architecture: A Quantitative Approach
John L. Hennessy,David A. Patterson +1 more
- 01 Dec 1989
TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
12.6K
Cache Memories
TL;DR: Specific aspects of cache memories investigated include: the cache fetch algorithm (demand versus prefetch), the placement and replacement algorithms, line size, store-through versus copy-back updating of main memory, cold-start versus warm-start miss ratios, mulhcache consistency, the effect of input /output through the cache, the behavior of split data/instruction caches, and cache size.
1.6K
Lecture Notes in Computer Science 1867
James F. Baldwin,Trevor P Martin,A Tzanavari +2 more
- 01 Jan 2000
1.4K
A 160 MHz 32 b 0.5 W CMOS RISC microprocessor
J. Montanaro,R. Witek,K. Anne,A.J. Black,Elizabeth M. Cooper,Daniel W. Dobberpuhl,P. Donahue,J. Eno,A. Farell,G. Hoeppner,D. Kruckemyer,Thomas H. Lee,P. Lin,L. Madden,Daniel C. Murray,M. Pearce,S. Santhanam,K. Snyder,R. Stephany,S.C. Thierauf +19 more
- 08 Feb 1996
TL;DR: This custom VLSI implementation of a microprocessor architecture delivers 184 Drystone/MIPS at 162 MHz dissipating 0.5 W using an 1.5 V internal supply and Clock generation uses an on-chip PLL with 3.68 MHz input clock to minimize high frequency clock signals on the board.
733
Power considerations in the design of the Alpha 21264 microprocessor
M.K. Gowan,Larry L. Biro,Daniel B. Jackson +2 more
- 01 May 1998
TL;DR: The 21264 is a third generation Alpha microprocessor implementation, containing 15.2 million transistors and operating at 600 MHz, and the electrical design of the power, ground, and clock networks is presented.