Context Adaptive Variable Length Decoding Optimization and Implementation on Tms320c64 Dsp for H.264/Avc
TL;DR: A new CAVLD algorithm and an efficient internal memory design were implemented on Digital Signal Processor (DSP) to ameliorate decoding speed and optimize the first syntax element: the CoeffToken.
read more
Abstract: Context Adaptive Variable Length Decoding (CAVLD) module takes the lion chair of the H.264/AVC video decoder time due to its complexity. In order to ameliorate decoding speed, a new CAVLD algorithm and an efficient internal memory design were implemented on Digital Signal Processor (DSP). The proposed CAVLD algorithm, Zero Length Prefix (ZLP), was designed to optimize the first syntax element: the CoeffToken. ZLP implementation reduces CAVLD execution time to 21% instead of 41% from decoding time with a throughput of 1.28 MegaMB/s. In addition, the decoder speed was increased from 36 frames per second (fps) to 44 fps for a CIF compressed bitstream.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
References
•Book
H.264 and MPEG-4 Video Compression: Video Coding for Next-generation Multimedia
Iain E. G. Richardson
- 19 Dec 2003
TL;DR: In this article, the MPEG-4 and H.264 standards are discussed and an overview of the technologies involved in their development is presented. But the focus is on the performance and not the technical aspects.
2.5K
H.264 and MPEG-4 Video Compression
Iain E. G. Richardson
- 02 Sep 2003
TL;DR: This paper presents a meta-review of the MPEG-4 and H.264 standards for video quality and design, and some of the standards themselves have been revised and improved since their publication in 2009.
2.3K
A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding
Hsiu-Cheng Chang,Chien-Chang Lin,Jiun-In Guo +2 more
- 23 May 2005
TL;DR: A novel, low-cost, high-performance VLSI architecture design for MPEG-4 AVC/H.264 CAVLC decoding that can decode every syntax element per cycle and achieves maximum speed at 175 MHz.
82
An efficient decoding of CAVLC in H.264/AVC video coding standard
TL;DR: The simulation results show that the proposed algorithm achieves an approximate 65-88% savings in memory access without degrading video quality as compared to the conventional CAVLC decoding.
59
High Performance VLSI Architecture Design for H.264 CAVLC Decoder
Mythri Alle,J. Biswas,S. K. Nandy +2 more
- 11 Sep 2006
TL;DR: The proposed design reduces chip area and improves critical path performance of CAVLC decoder in comparison with (Chang et al., 2005), and meets the processing requirement of 1080HD video at 30frames/seconds.
36