Patent
Configurable width buffered module having switch elements
Fred Ware,Richard E. Perego,Ely K. Tsern +2 more
- 13 Jul 2004
125
TL;DR: In this paper, an asymmetric switch topology is proposed for increasing the number of memory modules to more than two memory modules without adding switch elements serially on each channel, while also achieving many of the benefits associated with point-to-point topology.
read more
Abstract: A memory system architecture/interconnect topology includes a configurable width buffered memory module having a configurable width buffer device with at least one switch element. A buffer device, such as a configurable width buffer device, is positioned between or with at least one integrated circuit memory device positioned on a substrate surface of a memory module, such as a DIMM. A switch element is positioned on or off a memory module and includes two transistors in embodiments of the invention. One or more switch elements are coupled to one or more channels to allow for upgrades of memory modules in a memory system. An asymmetrical switch topology allows for increasing the number of memory modules to more than two memory modules without adding switch elements serially on each channel. Switch elements allow for increasing the number of ranks of memory modules in a system, while also achieving many of the benefits associated with point-to-point topology.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Method and system for storage of data in non-volatile media
Jon C. R. Bennett
- 19 Nov 2008
TL;DR: In this article, a system and method for managing the storage of data in non-volatile memory is described, where the data may be described by metadata and a transaction log file that are checkpointed from a volatile memory into the nonvolatile one.
317
Patent
Methods and apparatus of stacking DRAMs
Suresh Natarajan Rajan,Michael John Sebastian Smith,David T. Wang +2 more
- 01 Sep 2006
TL;DR: In this paper, large capacity memory systems are constructed using stacked memory integrated circuits or chips, which are constructed in such a way that eliminates problems such as signal integrity while still meeting current and future memory standards.
245
Patent
Configurable memory circuit system and method
Suresh Natarajan Rajan,Keith R. Schakel,Michael John Sebastien Smith,David T. Wang,Frederick Daniel Weber +4 more
- 26 Nov 2013
TL;DR: In this paper, a memory circuit system and method are provided in the context of various embodiments, where an interface circuit remains in communication with a plurality of memory circuits and a system.
170
Patent
Memory circuit system and method
Suresh Natarajan Rajan,Michael John Sebastian Smith,Keith R. Schakel,David T. Wang,Frederick Daniel Weber +4 more
- 08 Feb 2007
TL;DR: In this paper, a memory circuit system and method for communication with a plurality of DRAM integrated circuits and a system is presented, where the interface circuit is operable to translate an address associated with a command communicated between the system and the memory circuits.
167
Patent
Memory module with memory stack and interface with enhanced capabilities
Suresh Natarajan Rajan,Keith R. Schakel,Michael John Sebastian Smith,David T. Wang,Frederick Daniel Weber +4 more
- 05 Feb 2007
TL;DR: In this paper, a memory module, which includes at least one memory stack, comprises a plurality of DRAM integrated circuits and an interface circuit, and the interface circuit interfaces the memory stack to a host system so as to operate memory stack as a single DIMM integrated circuit.
153
References
Patent
Dual-port buffer-to-memory interface
John B. Halbert,James M. Dodd,Chung Lam,Randy M. Bonella,Thomas J. Holman +4 more
- 13 Mar 2002
TL;DR: In this article, the authors present a memory system with two ranks of memory devices, each rank connected to a corresponding one of two 64-bit-wide data registers, and the data buffer connects to a memory bus.
352
Patent
Memory system including a point-to-point linked memory subsystem
Richard E. Perego,Stefanos Sidiropoulos,Ely K. Tsern +2 more
- 05 Jan 2000
TL;DR: In this paper, a memory system architecture/interconnect topology that includes at least one point-to-point link between a master and at least a memory subsystem is defined, and the memory subsystem includes a buffer device coupled to a plurality of memory devices.
316
Patent
Synchronous memory packaged in single/dual in-line memory module and method of fabrication
Timothy J. Dell,Lina S. Farah,George C. Feng,Mark W. Kellogg +3 more
- 02 Dec 1994
TL;DR: In this article, a 168-pin SDRAM DIMM family is presented which requires no modification of existing connector, planar or memory controller components, and includes 64 bit non-parity, 72 bit parity, 72-bit ECC and 80 bit ECC memory organizations.
304
Patent
Automatic update of topology in a hybrid network
Frederick Douglas George,Jeffrey M. Jaffe,Franklin Howard Moss +2 more
- 10 Jun 1985
TL;DR: In this paper, the authors proposed a distributed control protocol for maintaining the topology data bases in the control nodes current in the face of changes in the network, providing for the selection of a particular control node from which a particular ordinary node will obtain necessary routing information and establishes and maintains communication between the ordinary node and the selected control node.
298
Patent
General purpose, multiple precision parallel operation, programmable media processor
Craig Hansen,John Moussouris +1 more
- 22 Nov 1996
TL;DR: In this article, a general purpose programmable media processor for processing and transmitting a media data stream of audio, video, radio, graphics, encryption, authentication, and networking information in real-time is presented.
263