Computer Aided Design (CAD) Using Logic Programming
Paul W. Horstmann,Edward P. Stabler +1 more
- 25 Jun 1984
- pp 144-151
14
TL;DR: An overview of expert systems and logic programming as applied to Computer-Aided Design (CAD) systems is given to show the relevance of these two approaches developed from research in artificial intelligence for the solution of problems in VLSI design.
read more
Abstract: This paper gives an overview of expert systems and logic programming as applied to Computer-Aided Design (CAD) systems. Our objective is to show the relevance of these two approaches developed from research in artificial intelligence for the solution of problems in VLSI design. We will provide some examples of the use of logic programming for familiar CAD tasks. The expert systems discussed function as experts in a very narrowly defined area of expertise, and can be called designer's assistants. We will also compare the use of logic programming (PROLOG) to current algorithmic solutions to VLSI design problems and discuss some future research in this area.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Modeling, verification and pattern generation for reconfigurable scan networks
Rafal Baranowski,Michael A. Kochte,Hans-Joachim Wunderlich +2 more
- 05 Nov 2012
TL;DR: This work presents a formal method for verification of reconfigurable scan architectures, as well as pattern retargeting, i.e. generation of required scan-in data, based on a formal model of structural and functional dependencies.
48
An Automatic DFT System for the Silc Silicon Compiler
H.S. Fung,S. Hirschhorn +1 more
TL;DR: This modular design for testability automation for the Silc silicon compiler under development at GTE Laboratories, Inc. uses both built-in self-test and scan-path techniques for Slic's full custom VLSI designs.
35
Automatic design of optimal logic circuits based on ternary quantum-dot cellular automata
TL;DR: The computer-aided design tool that finds an optimal implementation of a circuit by bottom-up approach is described, based on iterative deepening and heuristics to reduce the computation time.
Design for Testability in a Silicon Compilation Environment
H. S. Fung,S. Hirschhorn,R. Kulkarni +2 more
- 01 Jun 1985
TL;DR: The proposed rule-based modular design for testability methodology utilizes both BIST and scan path techniques for full custom VLSI designs and problems involved with integrating the approach with an emerging silicon compilation system are discussed.
9
Reconfigurable scan networks : formal verification, access optimization, and protection
Rafal Baranowski
- 01 Jan 2014
TL;DR: This work presents the first method applicable to pattern retargeting and access merging in complex reconfigurable architectures compliant with IEEE Std.
References
A logic design structure for LSI testability
E. B. Eichelberger,T. W. Williams +1 more
- 01 Jan 1977
TL;DR: A logic design method that will greatly simplify problems in testing, diagnostics, and field service for LSI is described, based on two concepts that are nearly independent but combine efficiently and effectively.
906
The nature of heuristics
TL;DR: Builders of expert rule-based systems attribute the impressive performance of their programs to the corpus of knowledge they embody: a large network of facts to provide breadth of scope, and a large array of informal judgmental rules which guide the system toward plausible paths to follow and towards implausible ones.