Journal Article10.1109/TNANO.2009.2036845
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
566
TL;DR: A novel design technique for ternary logic gates based onCNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs, which provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier.
read more
Abstract: This paper presents a novel design of ternary logic gates using carbon nanotube (CNT) FETs (CNTFETs). Ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to accomplish simplicity and energy efficiency in modern digital design due to the reduced circuit overhead such as interconnects and chip area. A resistive-load CNTFET-based ternary logic design has been proposed to implement ternary logic based on CNTFET. In this paper, a novel design technique for ternary logic gates based on CNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs. Especially, the proposed ternary logic gate design technique combined with the conventional binary logic gate design technique provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier. Extensive simulation results using SPICE are reported to show that the proposed ternary logic gates consume significantly lower power and delay than the previous resistive-load CNTFET gates implementations. In realistic circuit application, the utilization of the proposed ternary gates combined with binary gates results in over 90% reductions in terms of the power delay product.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A New Approach for Multi-Valued Computing Using Machine Learning
Wafi Danesh,Mostafizur Rahman +1 more
- 01 Nov 2017
TL;DR: The approach, given a MVL function, performs iterative linear regressions on all input and output combinations to derive a set of linear expressions, which are hardware implementation friendly and can be implemented with simple gates and summation functions.
2
An Approximate Ternary Full Adder using Carbon nanotube field effect transistors
26 Nov 2022
TL;DR: In this article , the authors proposed a dynamic approximate ternary full adder that uses only 64 and 66 carbon nanotube field effect transistors (CNTFET) by exploiting its multi-threshold capabilities through the control of diameter of its nanotubes.
2
Design of ternary adiabatic Domino multiplier
Pengjun Wang,Yang Qiankun,Zheng Xuesong +2 more
- 01 Oct 2012
TL;DR: A novel design of low power ternary multiplier on switch-level is proposed and the results show that the logic function of the four bits adiabatic Domino multiplier is correct and the energy consumption is 58% less than the conventional Domino counterpart.
2
The Design of Graphene Nano Ribbon FET based Combinational Circuits using Ternary logic
st Spoorthy,Shekappa Hadimani +1 more
- 01 Dec 2023
TL;DR: An innovative strategy based on Ternary logic and Graphene Nano-Ribbon Field Effect Transistors (GNRFET) is put forth, which offers energy efficiency, faster operation and high storage density, benefiting circuits compared to existing binary circuits.
2
Design of ternary flip-flop cells using Maximum/Minimum logic operators in carbon nanotube technology
23 Feb 2022
TL;DR: In this article , the authors presented the digital logic realization of ternary flip-flop structures using ternaries Min/Max operators, which leads to reduction in interconnect complexity and chip area which helps to improve circuit performance.
2
References
Logic circuits with carbon nanotube transistors
TL;DR: This work demonstrates logic circuits with field-effect transistors based on single carbon nanotubes that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator.
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region
Jie Deng,Hon-Sum Philip Wong +1 more
TL;DR: In this paper, a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field effect transistors (CNFETs) is presented.
867
Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various Sizes
TL;DR: In this article, the diameters of single-walled carbon nanotubes are determined by their diameters in the cores of catalytic nanoparticles with diameters between 1−2 nm and 3−5 nm.
859
Theory of ballistic nanotransistors
TL;DR: In this paper, numerical simulations are used to guide the development of a simple analytical theory for ballistic field-effect transistors, and the model reduces to Natori's theory of the ballistic MOSFET.