Journal Article10.1109/TNANO.2009.2036845
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
566
TL;DR: A novel design technique for ternary logic gates based onCNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs, which provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier.
read more
Abstract: This paper presents a novel design of ternary logic gates using carbon nanotube (CNT) FETs (CNTFETs). Ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to accomplish simplicity and energy efficiency in modern digital design due to the reduced circuit overhead such as interconnects and chip area. A resistive-load CNTFET-based ternary logic design has been proposed to implement ternary logic based on CNTFET. In this paper, a novel design technique for ternary logic gates based on CNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs. Especially, the proposed ternary logic gate design technique combined with the conventional binary logic gate design technique provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier. Extensive simulation results using SPICE are reported to show that the proposed ternary logic gates consume significantly lower power and delay than the previous resistive-load CNTFET gates implementations. In realistic circuit application, the utilization of the proposed ternary gates combined with binary gates results in over 90% reductions in terms of the power delay product.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Uniform carbon nanotube diameter and nanoarray pitch for VLSI of 16nm P-channel MOSFETs
Yanan Sun,Volkan Kursun +1 more
- 18 Nov 2011
TL;DR: A performance and density metric is evaluated to identify the optimum p-type device profiles suitable for very large scale integration with a 16nm carbon nanotube transistor technology.
12
A low-power high-speed hybrid multi-threshold full adder design in CNFET technology
Mojtaba Maleknejad,Somayyeh Mohammadi,Seyed Mostafa Mirhosseini,Keivan Navi,Hamid Reza Naji,Mehdi Hosseinzadeh +5 more
TL;DR: The results are presented and confirm the superiority of the proposed cell with the previously reported one in different voltage levels, load conditions, temperatures and robustness in large structures and against process variations.
12
Improved device structure of quantum dot gate FET to obtain more stable intermediate state
TL;DR: In this article, an improved device structure of a QDGFET is introduced which can solve the problem of dissociation of quantum dots in the gate region, and the experimental results are compared and show the improved nature of the device.
12
Alternative design techniques of quaternary latch, flip-flops and counters in nanoelectronics
TL;DR: In this paper, multi-threshold property was firstly utilised to design a new standard quaternary inverter (SQI), quaternaries buffer, binary-to-quaternary converter (B2Q) and quaternARY-tobinary inverter.
12
Performance characteristics of a single walled Carbon Nanotube Field Effect Transistor (SWCNT-FET)
Kajari R. Agrawal,Shilpa M. Kottilingel,Reena Sonkusare,Surendra S. Rathod +3 more
- 04 Apr 2014
TL;DR: In this article, the authors simulate the parameters of the carbon nanotube field effect transistors (CNTFETs) when the diameter and gate insulator thickness is changed, which can help to predict the device performance and thus in the future help to build complex circuits consisting of CNTFET.
12
References
Logic circuits with carbon nanotube transistors
TL;DR: This work demonstrates logic circuits with field-effect transistors based on single carbon nanotubes that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator.
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region
Jie Deng,Hon-Sum Philip Wong +1 more
TL;DR: In this paper, a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field effect transistors (CNFETs) is presented.
867
Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various Sizes
TL;DR: In this article, the diameters of single-walled carbon nanotubes are determined by their diameters in the cores of catalytic nanoparticles with diameters between 1−2 nm and 3−5 nm.
859
Theory of ballistic nanotransistors
TL;DR: In this paper, numerical simulations are used to guide the development of a simple analytical theory for ballistic field-effect transistors, and the model reduces to Natori's theory of the ballistic MOSFET.