Journal Article10.1109/TNANO.2009.2036845
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
566
TL;DR: A novel design technique for ternary logic gates based onCNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs, which provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier.
read more
Abstract: This paper presents a novel design of ternary logic gates using carbon nanotube (CNT) FETs (CNTFETs). Ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to accomplish simplicity and energy efficiency in modern digital design due to the reduced circuit overhead such as interconnects and chip area. A resistive-load CNTFET-based ternary logic design has been proposed to implement ternary logic based on CNTFET. In this paper, a novel design technique for ternary logic gates based on CNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs. Especially, the proposed ternary logic gate design technique combined with the conventional binary logic gate design technique provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier. Extensive simulation results using SPICE are reported to show that the proposed ternary logic gates consume significantly lower power and delay than the previous resistive-load CNTFET gates implementations. In realistic circuit application, the utilization of the proposed ternary gates combined with binary gates results in over 90% reductions in terms of the power delay product.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Design and performance analysis of a CNFET-based TCAM cell with dual-chirality selection
TL;DR: The designs of a CNFET-based ternary content-addressable memory (TCAM) cell are presented and its performance in terms of power–delay product (PDP) and static noise margin (SNM) and the effect of variations of the chiral vector on the performance of the TCAM cell is comprehensively investigated.
Design and Simulation of Carbon Nanotube Based Current Source Load Differential Amplifier.
Mohd Saqib Akhoon,Abdullah G. Alharbi,Majid A. Bhat,Shahrel A. Suandi,Javed Ashraf,Sajad A. Loan +5 more
TL;DR: A carbon nanotube field effect transistor (CNTFET) based current source load differential amplifier (CSL-DA) is designed and simulated, showing 2.7x gain, 3 orders bandwidth increase, 1180x unity gain bandwidth, and ~70% power reduction compared to conventional MOSFET-based DA.
Energy Efficient Accurate and Approximate Modified Adders for Ternary Multipliers
L Hemanth Krishna,Nandit Kaushik,B. Srinivasu +2 more
- 19 May 2024
TL;DR: This paper presents energy-efficient approximate multiplier designs using proposed modified adder designs designed using a combination of 3×1 and 2×1 multiplexers, which lead to better Peak signal-to-noise ratio (PSNR) and structural similarity index measure (SSIM) over the best existing designs.
A novel method for reduction partial product tree in ternary multiplier
TL;DR: On average, the proposed capacitive structure improves power consumption, latency and PDP as much as 26.72%, 9.74% and 33.8% respectively compared to the original structure.
Distinctive Field-Effect Transistors and Ternary Inverters Using Cross-Type WSe2/MoS2 Heterojunctions Treated with Polymer Acid.
TL;DR: In this study, distinctive field-effect transistors (FETs) were realized by forming cross-type 2D WSe2/MoS2 p-n heterojunctions through surface treatment using poly(methyl methacrylate-co-methacrylic acid) (PMMA- co-PMAA) to apply to new ternary inverters as multi-valued logic circuits (MVLCs).
References
Logic circuits with carbon nanotube transistors
TL;DR: This work demonstrates logic circuits with field-effect transistors based on single carbon nanotubes that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator.
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region
Jie Deng,Hon-Sum Philip Wong +1 more
TL;DR: In this paper, a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field effect transistors (CNFETs) is presented.
867
Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various Sizes
TL;DR: In this article, the diameters of single-walled carbon nanotubes are determined by their diameters in the cores of catalytic nanoparticles with diameters between 1−2 nm and 3−5 nm.
859
Theory of ballistic nanotransistors
TL;DR: In this paper, numerical simulations are used to guide the development of a simple analytical theory for ballistic field-effect transistors, and the model reduces to Natori's theory of the ballistic MOSFET.