Patent
Chip debugging using incremental recompilation and register insertion
Philippe Marti,Mark Jervis,Gregor Nixon +2 more
- 09 Feb 2004
77
TL;DR: In this article, an incremental recompile of the compiled design compiles a routing from each internal signal to an output pin via the added registers, and the user views the internal signals at the output pins chosen.
read more
Abstract: While debugging, a user chooses an incremental recompile. Internal signals of interest and output pins are selected, and a number of additional registers are chosen to insert in the path of each internal signal. A clock is selected for the registers. An incremental recompile of the compiled design compiles a routing from each internal signal to an output pin via the added registers. The database building and logic synthesis stages are skipped. The post-fitting logical netlist and routing netlist are retrieved. The new registers are created and the internal signal is connected to the output pin atom in the logical netlist. The fitter places and routes the connections to create a new routing netlist and then the new routing netlist is output into a programming output file (POF) in a form suitable for programming the PLD. The original routing netlist is undisturbed. The user views the internal signals at the output pins chosen. The user may iterate through this process many times in order to debug the PLD. The debugging assignments may be deleted.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
System and method for synchronizing operations among a plurality of independently clocked digital data processing devices
Nicholas A. J. Millington
- 02 Jul 2004
TL;DR: In this paper, a system for maintaining synchrony of operations among a plurality of devices having independent clocking arrangements is described, where each task is associated with a time stamp that indicates a time, relative to a clock maintained by the task distribution device, at which group members are to execute the task.
663
Patent
User Interfaces for Controlling and Manipulating Groupings in a Multi-Zone Media System
Robert A. Lambourne,Nicholas A. J. Millington +1 more
- 31 May 2013
TL;DR: In this paper, a user interface is provided to allow a user to group some of the players according to a theme or scene, where each player is located in a zone and when the scene is activated, the players in the scene react in a synchronized manner.
204
Patent
Systems and methods for synchronizing operations among a plurality of independently clocked digital data processing devices without a voltage controlled crystal oscillator
Nicholas A. J. Millington,Michael Darrell Anderson Ericson +1 more
- 10 Feb 2014
TL;DR: In this article, the time stamp is updated for each of the plurality of frames using a time differential value determined between clock information received from the source device and clock information associated with the device.
131
Patent
Multi-channel pairing in a media system
Christopher Kallai,Michael Darrell Andrew Ericson,Robert A. Lambourne,Robert Reimann,Mark Triplett +4 more
- 26 Apr 2012
TL;DR: In this article, a technology for grouping, consolidating, and pairing individual playback devices with network capability (players) to stimulate a multi-channel listening environment is described, where two or more playback devices are paired, such that multichannel audio is achieved.
112
Patent
Systems and methods for synchronizing operations among a plurality of independently clocked digital data processing devices that independently source digital data
Nicholas A. J. Millington
- 02 Oct 2007
TL;DR: In this paper, a system for distributing data, distribution device is configured to distribute timestamp, offset and source location information for a digital data stream to an execution device, and the execution device is further configured to execute the digital data relative to a clock rate maintained by the distribution device.
109
References
Patent
Programmable interconnect architecture
John L. McCollum,Abbas El Gamal,Jonathan W. Greene +2 more
- 08 Jul 1991
TL;DR: In this article, a user-configurable circuit architecture includes a two-dimensional array of functional circuit modules disposed within a semiconductor substrate, and a plurality of userconfigurable interconnect elements are placed directly between the second and third interconnect layers.
407
Patent
Method of using electronically reconfigurable logic circuits
Michael R. Butts,Jon A. Batcheller +1 more
- 04 Oct 1989
TL;DR: In this paper, a reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect is connected to at least one, but not all of the pins of a plurality of the logic chips.
287
Patent
Enhanced embedded logic analyzer
Kerry Veenstra,Krishna Rangasayee,Alan L. Herrmann +2 more
- 18 Nov 1998
TL;DR: In this paper, an electronic design automation (EDA) software tool running on a computer system allows signals to be captured both before and after a trigger condition (breakpoint) in a programmable logic device.
244
Patent
Method and apparatus for debugging reconfigurable emulation systems
Dick L. Liu,Jeong-Tyng Li,Thomas B. Huang,Kenneth S. K. Choi +3 more
- 18 Sep 1992
TL;DR: In this paper, an improved electronic design automation (EDA) system employs field programmable gate arrays (FPGAs) for emulating prototype circuit designs, and a circuit netlist file is downloaded to the FPGAs to configure the FGAs to emulate a functional representation of the prototype circuit.
234
Patent
Emulation system with time-multiplexed interconnect
Stephen P. Sample,Mikhail Bershteyn,Michael R. Butts,Jerry R. Bauer +3 more
- 18 May 1998
TL;DR: In this article, a hardware emulation system is described, which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board, and the logic circuits necessary for executing logic analyzer functions are programmed into programmable resources in the logic chips of the emulation system.
180