Journal Article10.1145/1735971.1736043
Characterizing processor thermal behavior
Francisco J. Mesa-Martinez,Ehsan K. Ardestani,Jose Renau +2 more
- 13 Mar 2010
- Vol. 38, Iss: 1, pp 193-204
TL;DR: This paper measures a real processor focusing on its thermal characterization executing diverse workloads and shows that in real designs, thermal transients operate at larger scales than their performance and power counterparts.
read more
Abstract: Temperature is a dominant factor in the performance, reliability, and leakage power consumption of modern processors As a result, increasing numbers of researchers evaluate thermal characteristics in their proposals In this paper, we measure a real processor focusing on its thermal characterization executing diverse workloads Our results show that in real designs, thermal transients operate at larger scales than their performance and power counterparts Conventional thermal simulation methodologies based on profile-based simulation or statistical sampling, such as Simpoint, tend to explore very limited execution spans Short simulation times can lead to reduced matchings between performance and thermal phases To illustrate these issues we characterize and classify from a thermal standpoint SPEC00 and SPEC06 applications, which are traditionally used in the evaluation of architectural proposals This paper concludes with a list of recommendations regarding thermal modeling considerations based on our experimental insights
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Recent thermal management techniques for microprocessors
TL;DR: The overall objective of this survey is to give microprocessor designers a broad perspective on various aspects of designing thermal-aware microprocessors and to guide future thermal management studies.
ESESC: A fast multicore simulator using Time-Based Sampling
Ehsan K. Ardestani,Jose Renau +1 more
- 23 Feb 2013
TL;DR: Time-Based Sampling (TBS) is presented, a framework that is the first to enable sampling in simulation of multicore processors with virtually no limitation in terms of application type, number of cores, homogeneity or heterogeneity of the simulated configuration.
A Measurement Study of Server Utilization in Public Clouds
Huan Liu
- 12 Dec 2011
TL;DR: A new technique is devised which can be used to measure the CPU utilization in a cloud and shows that there is a significant room for improvement in the current utilization level.
114
Optimal thermal operation of liquid-cooled electronic chips
TL;DR: In this article, a framework is developed to determine the optimal operating conditions of water cooled microprocessor chips through a tradeoff between heat recovery from the coolant and the chip thermal reliability.
96
Improved Thermal Tracking for Processors Using Hard and Soft Sensor Allocation Techniques
TL;DR: This work proposes a hard sensor allocation algorithm to determine the sensor locations where hot spots can be tracked accurately given a budget number of sensors and proposes soft sensor computation techniques to alleviate design constraints on sensor locations and to further improve the resolution of hot spot tracking.
86
References
Valgrind: a framework for heavyweight dynamic binary instrumentation
Nicholas Nethercote,Julian Seward +1 more
- 10 Jun 2007
TL;DR: Valgrind is described, a DBI framework designed for building heavyweight DBA tools that can be used to build more interesting, heavyweight tools that are difficult or impossible to build with other DBI frameworks such as Pin and DynamoRIO.
Automatically characterizing large scale program behavior
Timothy Sherwood,Erez Perelman,Greg Hamerly,Brad Calder +3 more
- 01 Oct 2002
TL;DR: This work quantifies the effectiveness of Basic Block Vectors in capturing program behavior across several different architectural metrics, explores the large scale behavior of several programs, and develops a set of algorithms based on clustering capable of analyzing this behavior.
Temperature-aware microarchitecture
Kevin Skadron,Mircea R. Stan,Wei Huang,Sivakumar Velusamy,Karthik Sankaranarayanan,David Tarjan +5 more
- 01 May 2003
TL;DR: HotSpot is described, an accurate yet fast model based on an equivalent circuit of thermal resistances and capacitances that correspond to microarchitecture blocks and essential aspects of the thermal package that shows that power metrics are poor predictors of temperature, and that sensor imprecision has a substantial impact on the performance of DTM.
1.3K
Thread motion: fine-grained power management for multi-core systems
Krishna K. Rangan,Gu-Yeon Wei,David Brooks +2 more
- 20 Jun 2009
TL;DR: In this paper, the authors propose thread motion (TM), a fine-grained power management scheme for chip multiprocessors (CMPs), which enables rapid movement of threads to adapt the time-varying computing needs of running applications to a mixture of cores with fixed but different power/performance levels.
Comparing program phase detection techniques
Ashutosh S. Dhodapkar,James E. Smith +1 more
- 03 Dec 2003
TL;DR: Threedynamic program phase detection techniques are compared- using instruction working sets, basic block vectors (BBV), and conditional branch counts to show that techniques based on procedure granularities don't perform as well as those based on instruction or basic block granularity.