Patent
Bytecode instruction processor with switch instruction handling logic
Sexton Bonnie Collett,Loren B. Reiss +1 more
- 07 Mar 2002
23
TL;DR: In this article, a circuit arrangement and method facilitate the execution of switch instructions such as Java lookupswitch and tableswitch instructions in hardware through emulation of such instructions using a plurality of conditional branch instructions from the same instruction set as the switch instructions.
read more
Abstract: A circuit arrangement and method facilitate the execution of switch instructions such as Java lookupswitch and tableswitch instructions in hardware through emulation of such instructions using a plurality of conditional branch instructions from the same instruction set as the switch instructions, and which are capable of being directly implemented in hardware. The conditional branch instructions are typically generated by switch instruction handling logic (118) and passed to execution logic (82) capable of natively executing the conditional branch instructions. By emulating a complex switch instruction in switch instruction handling logic using a plurality of conditional branch instructions from the same instruction set, often the amount of custom circuitry needed to fully support a complex switch instruction is substantially reduced from what would be required to natively support the switch instruction in the execution logic (82) of a hardware processor (48). Moreover, compared to software emulation, which typically requires passing control to a software interpreter, the overhead associated with emulating a switch instruction in the instruction fetch logic (66) using multiple conditional branch instructions capable of being natively executed by execution logic (82) offers substantial gains in performance.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Semiconductor device and method of manufacturing the same
Lim Tae-Hong
- 09 Jan 2007
TL;DR: In this article, a semiconductor device having a vertical gate and method of manufacturing the same are disclosed, which includes a pair of first source/drain regions formed apart from each other by a predetermined distance on a silicon substrate.
233
Patent
System and method for adaptive run-time reconfiguration for a reconfigurable instruction set co-processor architecture
Sameh W. Asaad,Richard Gerard Hofmann +1 more
- 23 Aug 2006
TL;DR: In this paper, the authors propose a method for adaptive runtime reconfiguration of a co-processor instruction set, in a computer system with at least a main processor communicatively connected to at least one reconfigurable coprocessor.
29
Patent
System and method providing inlined stub
Frank V. Peschel-Gallee,Raja Krishnaswamy,Patrick H. Dussud +2 more
- 05 Dec 2005
TL;DR: In this article, a caller is provided having optimized inlined functionality when initiating a remote function call between managed and unmanaged object systems, for example, pushing additional arguments onto an execution stack because of an external stub reference is mitigated.
19
Patent
Mixed stack-based RISC processor
Gerard Chauvel,Serge Lasserre,Dominique D'Inverno +2 more
- 31 Jul 2003
TL;DR: In this article, a co-processor executes a stack-based instruction set and another instruction in a way that accelerates the execution of the stack based instruction set, although code acceleration is not required under the scope of this disclosure.
19
Patent
Handover between software and hardware accelarator
Tetsuya Yamada,Naohiko Irie +1 more
- 28 Oct 2005
TL;DR: A bytecode accelerator which translates stack-based intermediate language (bytecodes) into register-based CPU instructions transfers plural pieces of internal information from a register file of a CPU to the bytecode accelerators by means of an internal transfer bus between the accelerator and the CPU as mentioned in this paper.
17
References
Patent
Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization
Frank Yellin,James Gosling +1 more
- 05 Nov 2002
TL;DR: In this paper, a bytecode program verifier is used to verify the integrity of a specified program by identifying any bytecode instruction that would process data of the wrong type for such a byte code and any byte code instruction sequences in the specified program that would cause underflow or overflow of the operand stack.
278
Patent
Circuit arrangement for translating platform-independent instructions for execution on a hardware platform and method thereof
David R. Evoy
- 27 Nov 1996
TL;DR: In this article, a translating circuit coupled to a processor and memory of a computer system translates platform-independent instructions such as Java bytecodes into corresponding native instructions for execution by the processor.
84
Patent
Stack cache for stack-based processor and method thereof
David R. Evoy,Paul S. Levy +1 more
- 27 Nov 1996
TL;DR: In this paper, a stack-based processor is utilized as a slave processor in the aforementioned master/slave multi-processor computer system, and the slave processor is optimized to process platformindependent program code such as Java bytecodes, thereby permitting fast and efficient execution of both program code native to the master processor as well as platform independent program code that is in effect native to slave processor.
74
Patent
Method and system for translating goto-oriented procedural languages into goto-free object oriented languages
Peter C. Bahrs,Barry Alan Feigenbaum +1 more
- 22 Dec 1997
TL;DR: In this paper, a method and system for translating goto-oriented procedural languages into object oriented languages is presented, where a class structure is selected based upon the granularity of translation.
46
Patent
Multiple native instruction set master/slave processor arrangement and method thereof
David R. Evoy,Paul S. Levy +1 more
- 27 Nov 1996
TL;DR: In this article, a stack-based processor is utilized as a slave processor in the aforementioned master/slave multi-processor computer system, and the slave processor is optimized to process platformindependent program code such as Java bytecodes, thereby permitting fast and efficient execution of both program code native to the master processor as well as platform independent program code that is in effect native to slave processor.
19