Back-gate current neutralisation feedback loop for high-input impedance neural FEAs
Zhijun Zhou,Paul A Warr +1 more
TL;DR: In this paper, a back-gate current neutralization feedback technique is proposed to compensate for input leakage currents generated by low-noise amplifiers alongside signal leakage into the input bias network when in integrated circuit (IC) form.
read more
Abstract: The front-end amplifier (FEA) for neural signal applications forms the critical element for signal detection and pre-processing, which determines not only the fidelity of the biosignal, but also impacts power consumption and detector size. A back-gate current neutralisation feedback technique is proposed to compensate for input leakage currents generated by low-noise amplifiers alongside signal leakage into the input bias network when in integrated circuit (IC) form. Significantly, this topology ensures the FEA maintains a high-input impedance across the wide range of manufacturing and operational variations seen in ICs.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Figures
Fig. 1 Circuit of (a) back-gate current neutralisation FEA. (b) Drain voltage generation circuit. 
Fig. 2 Circuit schematic of low noise two-stage CMOS OPAMP 
Fig. 4 Process corners (a) FF of FCN. (b) FF of BCN. (c) FS of FCN. (d) FS of BCN. (e) SF of FCN. (f) SF of BCN. (g) SS of FCN. (h) SS of BCN. 
Fig. 5 Voltage corner sweep of (a) FCN. (b) BCN. 
Fig. 3 AC currents of BCN 
Fig. 6 Temperature corner sweep of (a) FCN. (b) BCN.
Citations
A High CMRR Instrumentation Amplifier Employing Pseudo-Differential Inverter for Neural Signal Sensing
01 Jan 2022
TL;DR: In this article , a pseudo-differential inverter is proposed to increase the common mode rejection ratio (CMRR) without the need for external control circuit, where the pseudo input terminal is employed by equally splitting the input transistor of SE inverter into two and connected in parallel (reuses the active load), to provide a feedback path to dynamically reduce the commonmode interference.
4
Ultra-low power high-input impedance subthreshold CMOS neural front-end amplifier
Sadeque Reza Khan,Iram Nadeem +1 more
TL;DR: The FEA performs a critical signal detection operation in neural monitoring systems to ensure the biosignal fidelity and a matched double-MOS feedback technique is used to compensate the input leakage currents generated by low noise amplifier in the form of integrated circuit (IC).
3
A segmentation layout guarding technique to mitigate parasitic capacitance of integrated resistors
Zhijun Zhou,Paul A Warr +1 more
TL;DR: A segmentation guarding layout technique is introduced that offers the circumvention of the parasitic capacitance of integrated resistors.
Нейронный входной подпороговый КМОП-усилитель сверхмалой мощности с высоким входным импедансом
С. Р. Хан,Ирам Надим +1 more
- 30 Mar 2019
TL;DR: In this paper, the authors propose a method for the extraction of the threshold of the minimum threshold of a threshold in the context of the U.S. State Department's Office of National Drug Control Policy (ONDCP).
High Input Impedance Front–End Amplifier for Noncontact Bio-Potential Recording
Nahid Khoshkam,Mehdi Saberi,Alexandre Schmid +2 more
- 19 Oct 2023
TL;DR: Post-layout simulation results of the proposed front-end amplifier in a 0.18-μm CMOS technology show that, at the input frequency of 1kHz, the proposed front-end amplifier achieves an input impedance and the input noise of 55 GΩ and ${\text{26}}/\sqrt {Hz} $, respectively, at the cost of 14.2μW power consumption.
References
An Analogue Front-End Model for Developing Neural Spike Sorting Systems
Deren Y. Barsakcioglu,Yan Liu,Pooja Bhunjun,Joaquin Navajas,Amir Eftekhar,Andrew Jackson,Rodrigo Quian Quiroga,Timothy G. Constandinou +7 more
TL;DR: A behavioural front-end model is proposed to assess the impact of the design parameters (including signal-to-noise ratio, filter type/order, bandwidth, converter resolution/rate) on subsequent spike processing and reveals that although these designs have a wide variation in design parameters, the ultimate impact on spike processing performance is relatively low.
63
A High Input Impedance Low Noise Integrated Front-End Amplifier for Neural Monitoring
Zhijun Zhou,Paul A Warr +1 more
TL;DR: In this article, a combined feedback loop-controlled approach is proposed to compensate for input leakage currents generated by low noise amplifiers when in integrated circuit form alongside signal leakage into the input bias network.
Programmable ExG biopotential front-end IC for wearable applications
TL;DR: A configurable CMOS integrated circuit front-end for the recording of a wide range of biopotentials (ExG) that is suited for combination with a microcontroller in long-term wearable physiological sensing applications is presented.
32
Related Papers (5)
Jialin Liu,Xu Zhang,Bin Li,Ming Liu,Hongda Chen +4 more
- 01 Dec 2015
Fei Zhao,Ruxiang Yang +1 more
- 18 Mar 2009