Reference Entry10.1002/047134608X.W7604
Asynchronous Logic Design
Ruchir Puri
- 27 Dec 1999
1
TL;DR: The sections in this article are Fundamentals and Motivation, asynchronous Logic, Asynchronous Design Methodologies, and Conclusions.
read more
Abstract: The sections in this article are
1
Fundamentals and Motivation
2
Asynchronous Logic
3
Asynchronous Design Methodologies
4
Asynchronous Processors and other Design Examples
5
Conclusions
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
•Dissertation
Verification and Anomaly Detection for Event-Based Control of Manufacturing Systems
Lindsay Victoria Allen
- 01 Jan 2010
TL;DR: This work develops methods to address faults in event-based systems for which there is no formal, pre-existing model, and Theory is developed for a class of networks of controllers to be verified modularly, reducing the computational complexity.
References
Petri nets: Properties, analysis and applications
Tadao Murata
- 01 Apr 1989
TL;DR: The author proceeds with introductory modeling examples, behavioral and structural properties, three methods of analysis, subclasses of Petri nets and their analysis, and one section is devoted to marked graphs, the concurrent system model most amenable to analysis.
•Book
Encyclopedia of Computer Science and Technology
Jack Belzer
- 01 Jan 1975
TL;DR: Algorithmic Learning Theory Akira Marouka and Eiji Takimoto Augmented Reality Reinhold Behringer Chinese Text Spelling Check and Configuration Kin Hong Lee, Qin Lu, and Mau Kit, and Hai Jin Cluster Computing and Application, and Evaluation of Software Systems.
433
The synthesis of sequential switching circuits
TL;DR: In this article, an orderly procedure is developed by which the requirements of a sequential switching circuit (one with memory) can be reduced to requirements of several combinational switching circuits (those without memory).
410
Compiling Communicating Processes into Delay-Insensitive VLSI Circuits
TL;DR: The circuits obtained are delay-insensitive, i.e., their correct operation is independent of any assumption on delays in operators and wires, except that the delays are finite.
•Journal Article
The Synthesis of Sequential Switching Circuits
TL;DR: An orderly procedure is developed by which the requirements of a sequential switching circuit (one with memory) can be reduced to the requirement of several combinational switching circuits (those without memory).
301