1. What are the advantages of asynchronous logic in NoC architecture?
Asynchronous logic and quasi-delay-insensitive (QDI) circuits in NoC architecture offer several advantages. Firstly, they tolerate process variations, making them more robust and reliable. Secondly, they help reduce power consumption, area overhead, and timing closure issues commonly associated with synchronous NoCs. By using asynchronous logic, NoC architectures can achieve lower power consumption and improved performance. Additionally, asynchronous circuits can provide better scalability and faster data transfer rates, making them suitable for multiprocessing system-on-chip (MPSoC) applications. Overall, the use of asynchronous logic in NoC architecture enhances the efficiency and effectiveness of multiprocessing systems.
read more
2. What are the key features and benefits of the asynchronous spatial division multiplexing (ASDM) router in NoC designs?
The asynchronous spatial division multiplexing (ASDM) router offers low latency and high throughput with less area overhead on the FPGA platform. It uses only asynchronous circuit primitives (AND, OR, NAND, NOR, and BUF) without using clock counterparts, making it flexible and configurable to any bandwidth size and number of VCs without changing the router's body. The ASDM router and its sub-modules are analyzed in detail in section 2. The router's performance is discussed in section 3, and the overall work is concluded in section 4, highlighting its key features and benefits in NoC designs.
read more
3. How does the ASDM router's performance vary with different data widths and VCs?
The ASDM router's performance varies with different data widths and VCs. At a data width of 16 and VC=1, the ASDM router utilizes 255 LUTs with a delay of 58.138 ns. When the data width increases to 32 and VC=1, the ASDM router uses 338 LUTs with a delay of 39.679 ns. With VC=2, the ASDM router utilizes 842 LUTs with a delay of 378.41 ns at a data width of 16, and 1011 LUTs with a delay of 267.215 ns at a data width of 32. As the data width and number of VCs increase, the ASDM router's chip area LUTs also increase. However, the delay value decreases significantly when the data width increases. The ASDM router's performance is also compared with existing approaches, showing that it has lower latency and higher throughput compared to other asynchronous router architectures.
read more
4. What is the ASDM router's latency and throughput?
The ASDM router achieves 0.8 ns latency for 800 MHz throughput by utilizing less than 1% chip area. It offers low-latency and high throughput architecture with less chip area overhead. The router's performance is analyzed by changing the bandwidth and virtual circuits (VCs). The ASDM router is compared with existing routers, showing better improvements in latency and throughput parameters. Future research can focus on constructing mesh topology-based NoC architecture with different sizes to realize performance metrics.
read more