Patent
Advanced forward error correction
Steven W. McLaughlin,Andrew Thangaraj +1 more
- 22 Jan 2002
3
TL;DR: In this article, a computer program product, apparatus, and method for correcting errors introduced into a set of data bits during transmission of the data bits over a channel includes determining a confidence measure for each data bit based only on the values of one or more data bits, each confidence measure representing the probability that the value of the corresponding data bit is correct.
read more
Abstract: A computer program product, apparatus, and method for correcting errors introduced into a set of data bits during transmission of the set of data bits over a channel includes determining a confidence measure for each data bit based only on the values of one or more of the data bits, each confidence measure representing the probability that the value of the corresponding data bit is correct; and changing the value of a given data bit when the confidence measure for the given data bit indicates that the value of the given data bit is not correct, thereby producing a corrected data bit.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
LDPC decoding methods and apparatus
Thomas Richardson,Hui Jin,Novichkov Vladimir +2 more
- 20 Jul 2005
TL;DR: In this article, a flexible and relatively hardware efficient LDPC decoder is described, which can be implemented with a level of parallelism which is less than the full parallelism of the code structure used to control the decoding process.
58
Patent
LCPC decoding methods and apparatus
Thomas Richardson,Hui Jin,Novichkov Vladimir +2 more
- 28 May 2008
TL;DR: In this paper, a flexible and relatively hardware efficient LDPC decoder is described, which can be implemented with a level of parallelism which is less than the full parallelism of the code structure used to control the decoding process.
46
Patent
Scheduling strategies for iterative decoders
Ara Patapoutian,Bruce Douglas Buch,Rose Shao +2 more
- 11 Oct 2016
TL;DR: In this article, an iterative decoder is controlled to iteratively decode a block by performing one or more decoding iterations for the block using a parity-check matrix and can be configured to process that parity check matrix for parallel, sequential or a combination of parallel and sequential parity constraint updates.
References
•Book
Low-Density Parity-Check Codes
Robert G. Gallager
- 01 Jan 1963
TL;DR: A simple but nonoptimum decoding scheme operating directly from the channel a posteriori probabilities is described and the probability of error using this decoder on a binary symmetric channel is shown to decrease at least exponentially with a root of the block length.
Low Density Parity Check Codes Based on Finite Geometries: A Rediscovery and More
Yu Kou,Shu Lin,Marc Fossorier +2 more
- 20 Oct 1999
TL;DR: Two classes of high rate LDPC codes whose constructions are based on finite Euclidean and projective geometries, respectively are presented, which achieve very good error performance with either soft-decision iterative decoding based on belief propagation or Gallager's hard-dec decision bit flipping algorithm.
107
Patent
Method and apparatus for performance management of a multiplexed transmission system
Chung Y. Wu,Ping W. Wan +1 more
- 29 Sep 2000
TL;DR: In this paper, a method and apparatus for performing optical channel performance management on a WDM system while in operation is disclosed in which each transmitter and receiver uses forward error correction schemes to improve the BER performance of the channel in a known relation to the performance before error-correction.
14
Patent
System and method for error detection in encoded digital data
Sharon Levy,Dov Kimberg +1 more
- 28 Oct 2004
TL;DR: In this article, a Viterbi decoder, a de-mapper and an error detection unit are used to decode the encoded data block if it is not free of errors.
3