Proceedings Article10.1109/FPGA.1998.707899
A variable long-precision arithmetic unit design for reconfigurable coprocessor architectures
Alexandre F. Tenca,Milos D. Ercegovac +1 more
- 15 Apr 1998
- pp 216-225
58
TL;DR: The main building blocks used in the VLP arithmetic circuits are presented, the similarities of each arithmetic operator are shown and area/time estimates of these circuits in Xilinx FPGAs are presented.
read more
Abstract: This paper presents the organization of an arithmetic unit for variable long-precision (VLP) operands suitable for reconfigurable computing. The reconfigurable arithmetic coprocessor (RAC) cooperates with the host computer in the VLP tasks. The main design issues addressed in the paper are: (a) mapping of the most frequent and time consuming operations of the VLP arithmetic algorithms to RAG, and (b) design of VLP algorithms that allow reduced reconfiguration time between arithmetic operations. The VLP arithmetic algorithms proposed cover multiplication, division and square root. In this paper we present the main building blocks used in the VLP arithmetic circuits, show the similarities of each arithmetic operator and present area/time estimates of these circuits in Xilinx FPGAs.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Patent
Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like)
Martin Vorbach,Robert Münch +1 more
- 07 Oct 2002
TL;DR: In this paper, the first result data may be obtained using a plurality of configurable coarse-granular elements, and the first results may be subsequently processed using the plurality of configured granular elements.
177
Patent
Data processing device and method
Martin Vorbach,Alexander Thomas +1 more
- 30 Aug 2004
TL;DR: In this paper, a data processing device comprising a multidimensional array of coarse grained logic elements processing data and operating at a first clock rate and communicating with one another and/or other elements via busses or communication lines operated at a second clock rate is described.
173
Patent
Data processing method and device
Martin Vorbach,Juergen Becker,Markus Weinhardt,Volker Baumgarte,Frank May +4 more
- 24 Jul 2003
TL;DR: In this article, the first result data may be obtained using a plurality of configurable coarse-granular elements, and the first results may be subsequently processed using the plurality of configured granular elements.
156
Patent
Methods and devices for treating and processing data
Martin Vorbach,Volker Baumgarte +1 more
- 05 Mar 2002
TL;DR: In this paper, a clock preselecting means is designed in such a way that, depending on the state, a first clock is preselected at least at a first cell (PAE) and an additional clock is precomputed at least in an additional cell.
112
Patent
I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures
Martin Vorbach,Robert Münch +1 more
- 25 Jul 2001
TL;DR: In this article, a general bus system is provided which combines a number of internal lines and leads them as a bundle to the terminals, and the bus system control is predefined and does not require any influence by the programmer.
112
References
Searching genetic databases on Splash 2
Dzung T. Hoang
- 05 Apr 1993
TL;DR: Simulations indicate that the faster Splash 2 implementation can search a database at a rate of 12 million characters per second, several orders of magnitude faster than implementations of the dynamic programming algorithm on conventional computers.
206
On-Line Algorithms for Division and Multiplication
TL;DR: In this paper, on-line algorithms for division and multiplication are developed and it is assumed that the operands as well as the result flow through the arithmetic unit in a digit-by-digit, most significant digit first fashion.
180
On-Line Arithmetic: An Overview
Milos D. Ercegovac
- 28 Nov 1984
TL;DR: Several examples of on-line algorithms for the basic operations, the evaluation of vector and matrix expressions, solving linear systems and evaluating polynomials are used to illustrate the characteristics ofon-line arithmetic.
166
On-line algorithms for division and multiplication
Kishor S. Trivedi,Milos D. Ercegovac +1 more
- 01 Nov 1975
TL;DR: This paper is considering problems of division and multiplication in a computational environment in which all basic arithmetic algorithms satisfy "on-line" property: to generate jth digit of the result it is necessary and sufficient to have argument(s) available up to the (j+δ)th digit, where the index difference 6 is a small positive constant.
125
Emulation of the Sparcle microprocessor with the MIT Virtual Wires emulation system
M. Dahl,Jonathan Babb,Russell Tessier,S.Z. Hanono,D. Hoki,Anant Agarwal +5 more
- 10 Apr 1994
TL;DR: Describes a complete FPGA-based emulation software system using Virtual Wires technology and presents the results of emulating an 18K-gate ASIC implementation of a modified Sparc microprocessor.
65