Open AccessProceedings Article
A timing error detection latch using subthreshold source-coupled logic
Matthew Turnquist,Erkka Laulainen,Jani Makipaa,Lauri Koskinen +3 more
- 18 Jul 2010
- pp 1-4
6
TL;DR: A new timing error detection (TED) latch, or TEDsc), which uses STSCL for detecting timing errors while using static CMOS logic for latching data, and consumes 40% less power than an all-static CMOS subthreshold-capable TED latch.
read more
Abstract: Subthreshold source-coupled logic (STSCL) has been recently shown to be an advantageous logic style for ultra-low power applications. In the subthreshold region, STSCL provides improved power-delay performance and increased robustness over static CMOS logic. In this paper, we present a new timing error detection (TED) latch, or (TEDsc), which uses STSCL for detecting timing errors while using static CMOS logic for latching data. This allows for TEDsc to be easily integrated into a TED pipeline with static CMOS logic. At V dd =300 mV, TEDsc consumes 40% less power than an all-static CMOS subthreshold-capable TED latch.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Measurement of a system-adaptive error-detection sequential circuit with subthreshold SCL
Matthew Turnquist,Erkka Laulainen,Jani Makipaa,Lauri Koskinen +3 more
- 01 Nov 2011
TL;DR: Measurements of an EDS circuit called TEDsc, implemented in 65 nm CMOS, has an area of 97.5 µm2, and consumes 79 pW, are presented in terms of a new system-level TED definition.
4
Adaptive subthreshold timing-error detection 8 bit microcontroller in 65 nm CMOS
Erkka Laulainen,Matthew Turnquist,Jani Makipaa,Lauri Koskinen +3 more
- 20 May 2012
TL;DR: This paper presents the first TED 8 bit microcontroller that is able to operate in subthreshold, built in 65 nm CMOS, uses 10.42 pJ/instruction, occupies an area of 50,200 μm2, and operates down to 300 mV.
4
SMARAD - Centre of Excellence in Smart Radios and Wireless Research - Activity Report 2011 - 2013
Antti Räisänen
- 01 Jan 2014
TL;DR: The Centre of Excellence in Smart Radios and Wireless Research (SMARAD) as mentioned in this paper was established in 2002 with the name Smart and Novel Radios Research Unit, aiming at world-class research and education in future radio and antenna systems, Cognitive radio, millimetre wave and THz techniques, Sensors, and Materials and energy.
3
Patent
Sequential circuit with current mode error detection
Matthew Turnquist,Lauri Koskinen,Jani Makipaa,Erkka Laulainen +3 more
- 13 Jul 2011
TL;DR: In this article, a transition error detection circuit consisting of a current mode circuit as a detection circuit for transition timing error detection from signals derived from the sequential element clock signal and input signals is presented.
3
Patent
Field effect transistor current mode logic with changeable bulk configuration of load transistors
Matthew Turnquist,Lauri Koskinen,Jani Makipaa,Erkka Laulainen +3 more
- 20 Oct 2011
TL;DR: A field effect transistor current mode differential logic circuit comprising load transistors for converting the current output of each differential leg current to voltage output, and means for configuring the bulk of each leg load transistor to be connected to a voltage or to source of the same transistor for use in MOS current more logic (MCML) operation is described in this article.
2
References
RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance
Shidhartha Das,Carlos Tokunaga,Sanjay Pant,Wei-Hsiang Ma,S. Kalaiselvan,Kevin Lai,David Michael Bull,David Blaauw +7 more
TL;DR: This paper presents a design (RazorII) which implements a flip-flop with in situ detection and architectural correction of variation-induced delay errors and demonstrates SER tolerance on the RazorII processor through radiation experiments.
683
•Book
Sub-threshold Design for Ultra Low-Power Systems
Alice Wang,Benton H. Calhoun,Anantha P. Chandrakasan +2 more
- 24 Oct 2006
TL;DR: The EKV Model of the MOS Transistor is used as a model for low-voltage circuit design and analog Circuits in Weak Inversion are studied.
678
Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance
David Blaauw,S. Kalaiselvan,K. Lai,Wei-Hsiang Ma,Sanjay Pant,Carlos Tokunaga,Shidhartha Das,David Michael Bull +7 more
- 01 Feb 2008
TL;DR: A Razor II approach is proposed that introduces two components: first, instead of performing both error detection and correction in the FF, Razor II performs only detection in theFF, while correction is performed through architectural replay.
423
Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance
Keith Bowman,J. Tschanz,Nam Sung Kim,Jong-Sun Lee,Christopher B. Wilkerson,Shih-Lien Lu,Tanay Karnik,Vivek De +7 more
- 01 Feb 2008
TL;DR: The concept of timing-error detection and correction in previous work is extended and implemented in a test-chip in 65nm CMOS to explore the effectiveness of resilient circuits in eliminating Vcc and temperature FCLK guardbands as well as exploiting path-activation probabilities to maximize throughput (TP).
96
A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation
Bull,Shivshankar,Dasika,Flautner,Blaauw +4 more
- 01 Jan 2010
TL;DR: We present the design of an ARM-based microprocessor that uses Razor for energy-efficient operation through the elimination of timing margins.