Proceedings Article10.1109/HICSS.1989.47175
A massive memory supercomputer
John Rosenberg,D.M. Koch,J.L. Keedy +2 more
- 03 Jan 1989
- Vol. 1, pp 338-345
TL;DR: An approach to supercomputing that is based on using a massive main memory (in the order of gigabytes) is investigated, and how the architecture of the MONADS-PC system can be adapted to support such a large memory.
read more
Abstract: An approach to supercomputing that is based on using a massive main memory (in the order of gigabytes) is investigated. Many of the problems currently solved on conventional supercomputers can equally be solved in similar time on such a machine, with a modest processor speed. The advantages of this approach in supporting database applications, VLSI applications and many other applications working on large volumes of date are examined. It is shown how the architecture of the MONADS-PC system, a capability-based computer developed by the authors, can be adapted to support such a large memory. The architectural design of a machine based on MONADS-PC is given, with special emphasis on the addressing and address translation issue. >
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
Support for Objects in the MONADS Architecture
James Leslie Keedy
- 10 Jan 1989
TL;DR: Those features of the MONADS computer architecture which support object-oriented programming are outlined and how objects are efficiently supported in the system’s large persistent uniform virtual memory is shown.
42
An examination of operating system support for persistent object systems
Alan Dearle,John Rosenberg,Frans Henskens,Francis Vaughan,K. Maciunas +4 more
- 07 Jan 1992
TL;DR: The authors examine the inadequacies of traditional operating systems as vehicles for the construction of persistent systems, namely addressing, stability and resilience, process management and protection, and the consequences of making the operating system kernel itself persistent.
Addressing mechanisms for large virtual memories
TL;DR: Hardware and software mechanisms to implement a paged virtual memory which can be efficiently accessed by large addresses and an implementation of these techniques for a capability-based computer, MONADS-PC, is described.
Security and Persistence
John Rosenberg,J. Leslie Keedy +1 more
- 01 Jan 1990
TL;DR: The paper reviews some of the history of ideas to do with capabilities and of implementations based on them, and concludes with a discussion of some current manifestations of the same general outlook.
28
Persistent protected modules and persistent processes as the basis for a more secure operating system
J.L. Keedy,K. Vosseberg +1 more
- 07 Jan 1992
TL;DR: The authors consider how persistent processes are organised, how they relate to modules and how they contribute to stronger security, and how users can communicate despite the protection mechanisms and how such communication can be carried out securely.
26
References
The CRAY-1 computer system
TL;DR: The CRAY-1 is the only computer to have been built to date that satisfies ERDA's Class VI requirement (a computer capable of processing from 20 to 60 million floating point operations per second) and its Fortran compiler (CFT) is designed to give the scientific user immediate access to the benefits of the Cray-1's vector processing architecture.
709
A universal interconnection pattern for parallel computers
TL;DR: It is argued that conglomerates include all parallel machines which could feasibly be built with fixed connections, and a universal structure is developed which can simulate any other basic interconnection pattern within linear time.
190
801 storage: architecture and programming
Albert Chang,Mark F. Mergen +1 more
TL;DR: The 801 minicomputer project has developed a low-level storage manager that can significantly simplify storage programming in subsystems and applications and is intended to be extensible across a wide performance/cost spectrum.
168
STARAN parallel processor system hardware
Kenneth E. Batcher
- 06 May 1974
TL;DR: The parallel processing capability of STARAN resides in n array modules (n≤32). Each array module contains 256 small processing elements (PE's) that communicate with a multi-dimensional access memory through a "flip" network, which can permute a set of operands to allow inter-PE communication.
163
A production implementation of an associative array processor: STARAN
Jack A. Rudolph
- 05 Dec 1972
TL;DR: The associative or content-addressed memory has been an attractive concept to computer designers ever since Slade and McMahon's 1957 paper described a "catalog" memory but none found their way as the "main frame" memory into any commercial computer design.
100
Related Papers (5)
John Rosenberg,James Leslie Keedy +1 more
- 01 Jan 1987
James Leslie Keedy
- 10 Jan 1989
James Leslie Keedy
- 01 Jan 1980
David Abramson,J. L. Keedy +1 more
- 01 Jan 1985
Frans Henskens,John Rosenberg,Michael Hannaford +2 more
- 01 Jan 1990