A lightweight AES algorithm implementation for encrypting voice messages using field programmable gate arrays
29
TL;DR: This paper gives an idea of encrypting voice signals over peer to peer communication with the help of a modified and lightweight AES algorithm that is similar to the traditional AES algorithm in most of the aspects but does not imply the use of mix column that is used in theTraditional AES algorithm.
read more
About: This article is published in Journal of King Saud University - Computer and Information Sciences. The article was published on 15 Aug 2020. and is currently open access. The article focuses on the topics: Field-programmable gate array & Encryption.
read more
Chat with Paper
AI Agents for this Paper
Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps
Citations
A Low Area High Speed FPGA Implementation of AES Architecture for Cryptography Application
Thanikodi Manoj Kumar,Kasarla Satish Reddy,Stefano Rinaldi,Bidare Divakarachari Parameshachari,Kavitha Arunachalam +4 more
TL;DR: Low power high-speed hardware architectures for the efficient field programmable gate array (FPGA) implementation of the advanced encryption standard (AES) algorithm to provide data security and modified positive polarity reed muller (MPPRM) architecture is inserted.
Multi-aspect applications and development challenges of digital twin-driven management in global smart ports
TL;DR: DT-driven platform will enable better management across the smart port activities from design to transport to operation and sustainment of innovative plan, and help decision-makers to determine where to find a proper strategy to win.
79
Enhancement process of AES: a lightweight cryptography algorithm-AES for constrained devices
TL;DR: In this article , the authors proposed lightweight cryptography-AES (LWC-Aes) algorithm, which is suitable for the timely execution of encryption and decryption (such as when encrypt text has (45.1 KB) encryption execution time for AES was (294 ms), while in LWC-aES was (280 ms), as well as suitable for memory size of the resource-constrained devices for all types of data, than the AES algorithm.
10
Power-Efficient Secured Hardware Design of AES Algorithm on High Performance FPGA
14 Dec 2022
TL;DR: In this article , a hardware implementation of the AES algorithm is shown, and the power calculation of AES algorithm for several clock speeds of the Spartan-7 FPGA is computed using VIVADO tool.
3
Low Area FPGA Implementation of AES Architecture with EPRNG for IoT Application
N. Balan,B. S. Murugan +1 more
TL;DR: An optimized Advanced Encryption Standard (AES) architecture is proposed to improve the security between the IoT devices and the EPRNG-AES architecture is evaluated with five different AES architectures.
3
References
Key Reinstallation Attacks: Forcing Nonce Reuse in WPA2
Mathy Vanhoef,Frank Piessens +1 more
- 30 Oct 2017
TL;DR: The key reinstallation attack abuses design or implementation flaws in cryptographic protocols to reinstall an already-in-use key, and forces the client into using a predictable all-zero encryption key.
The Block Cipher Rijndael
Joan Daemen,Vincent Rijmen +1 more
- 14 Sep 1998
TL;DR: The block cipher Rijndael as mentioned in this paper is one of the fifteen candidate algorithms for the Advanced Encryption Standard (AES) and can be implemented very efficiently on smart cards.
401
An image encryption method based on chaos system and AES algorithm
TL;DR: Using statistical analyses, it is shown that this approach can protect the image against the statistical attacks and the entropy test results illustrate that the entropy values are close to the ideal, and hence, the proposed algorithm is secure against the entropy attacks.
A resource-efficient encryption algorithm for multimedia big data
TL;DR: The developed encryption algorithm has higher Avalanche Effect and for instance, AES in the proposed system has an Avalanche Effect of %52.50, therefore, such system is able to secure the multimedia big data against real-time attacks.
190
Radio frequency digital-to-analog converter
TL;DR: In this article, a DAC output controlled by an oscillating waveform is proposed to mitigate the effects of switching distortion and clock jitter in high-frequency digital-to-analog converters.