How many bytecodes are implemented in Java?

At the time of this writing 43 of the 201 different bytecodes are implemented by a single microcode instruction, 93 by a microcode sequence, and 40 bytecodes are implemented in Java.

What is the way to generate stack machine addresses?

As every stack machine microcode instruction (except nop, wait, and jbr) has either pop or push characteristics, it is possible to generate fill or spill addresses for the following instruction at this stage.

What is the typical configuration of a RISC processor?

The typical configuration also contains some useful I/O devices such as an UART and a timer with interrupt logic for multi-threading.

What is the complex Java processor?

The architecture of picoJava is a stack-basedCISC processor implementing 341 different instructions [36] and is the most complex Java processor available.

What is the cache load time for a single word?

For the current implementation the cache load time is calculated as follows: the wait state cws for a single word cache load is:cws = {rws−1 : rws > 1 0 : rws ≤ 1On a method invoke or return the bytecode has to be loaded into the cache on a cache miss.

Why is there no standard Java benchmark for embedded systems?

Due to the absence of a standard Java benchmark for embedded systems, a small benchmark suite that should run on even the smallest device is provided here.

What is the clock frequency of SPEAR in an Altera Cyclone?

The clock frequency of SPEAR in an Altera Cyclone is an estimate based on following facts: SPEAR can be clocked at 40 MHz in an APEX device and JOP can be clocked at 50 MHz in the same device.ever, while SPEAR is a 16-bit processor, JOP contains a 32-bit datapath.

Open AccessJournal Article10.1016/J.SYSARC.2007.06.001

A Java processor architecture for embedded real-time systems

Martin Schoeberl

- 01 Jan 2008

- Journal of Systems Architecture

- Vol. 54, Iss: 1, pp 265-286

247

TL;DR: It is demonstrated that a hardware implementation of the Java virtual machine results in a small design for resource-constrained devices.

About: This article is published in Journal of Systems Architecture. The article was published on 01 Jan 2008. and is currently open access. The article focuses on the topics: Java Optimized Processor & Java processor.

AI Agents for this Paper

Find similar papers on Google Scholar, PubMed and Arxiv
Write a critical review of this paper
Analyze citations of this paper to find unaddressed research gaps

Most frequently asked questions

1. What contributions have the authors mentioned in the paper "A java processor architecture for embedded real-time systems" ?

This paper presents a Java processor designed for time-predictable execution of real-time tasks.. This paper demonstrates that a hardware implementation of the Java virtual machine results in a small design for resource-constrained devices.

2. What are the two timepredictable caches for JOP?

Two timepredictable caches are proposed for JOP: a stack cache as a substitution for the data cache and a method cache to cache the instructions.

3. What is the performance gain from the hidden memory store?

Since read operations are more frequent than write operations (15% vs. 2.5%, see [51]), the performance gain from the hidden memory store is lost.

4. What is the indices used in the stack cache?

Two indices in this array are used: p points to the logical third element of the stack and changes as the stack grows or shrinks, v points to the base of the local variables area in the stack and n is the address offset of a variable.

Fig. 3. The execution stage with the two-level stack cache

Table 6 Size and maximum frequency of FPGA soft-core processors

Citations

Proceedings Article•10.1145/2039370.2039388

PRET DRAM controller: bank privatization for predictability and temporal isolation

Jan Reineke, +4 more

- 09 Oct 2011

TL;DR: This work introduces a novel DRAM controller design that is predictable and that significantly reduces worst-case access latencies, and its integration with a precision-timed (PRET) architecture called PTARM.

...read moreread less

209

•10.4230/OASICS.PPES.2011.11

Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach

Martin Schoeberl, +6 more

- 18 Mar 2011

TL;DR: This paper presents Patmos, a processor optimized for low WCET bounds rather than high average case performance, a dual- issue, statically scheduled RISC processor that relies on a customized compiler.

...read moreread less

114

•Proceedings Article•10.1109/ICCD.2012.6378622

A PRET microarchitecture implementation with repeatable timing and competitive performance

Isaac Liu, +4 more

- 30 Sep 2012

TL;DR: The Precision-Timed ARM (PTARM) is introduced, a precision-timed microarchitecture implementation that exhibits repeatable execution times without sacrificing performance, and shows an improved throughput compared to a single-threaded in-order five-stage pipeline, given sufficient parallelism in the software.

...read moreread less

105

•Journal Article•10.1145/1814539.1814548

A real-time Java chip-multiprocessor

Christof Pitter, +1 more

- 27 Aug 2010

- ACM Transactions in Embedded Computing S...

TL;DR: In this article, three different arbitration policies are presented, evaluated, and compared with respect to their real-time and average-case performance: a fixed priority, a fair-based, and a time-sliced arbiter.

...read moreread less

...

Expand

References

•Book

Computer Architecture: A Quantitative Approach

John L. Hennessy, +1 more

- 01 Dec 1989

TL;DR: This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.

...read moreread less

12.6K

•Book

The Java Virtual Machine Specification

Tim Lindholm, +1 more

- 19 Sep 1996

TL;DR: In this article, the authors present a detailed overview of the Java Virtual Machine, including the internal structure of the class file format, the internal form of Fully Qualified Class and Interface names, and the implementation of new class instances.

...read moreread less

3.1K

•Book

Java Virtual Machine Specification

Tim Lindholm, +1 more

- 01 Apr 1999

TL;DR: The Java Virtual Machine as discussed by the authors is the technology that enables the Java 2 platform to host applications on any computer or operating system without rewriting or recompiling, and is the complete and definitive specification for the technology.

...read moreread less

918

Proceedings Article•10.1145/217474.217570

Performance Analysis of Embedded Software Using Implicit Path Enumeration

Yau-Tsun Steven Li, +1 more

- 01 Jan 1995

TL;DR: A solution for this problem is presented, which considers all paths implicitly by using integer linear programming, which is implemented in the program cinderella which currently targets a popular embedded processor - the Intel i960.

...read moreread less

609

•Proceedings Article•10.1109/REAL.1999.818824

Timing anomalies in dynamically scheduled microprocessors

Thomas Lundqvist, +1 more

- 01 Dec 1999

TL;DR: This work provides necessary conditions when timing anomalies can show up and identifies what architectural features that may cause such anomalies, and proposes some simple code modification techniques to make it impossible for any anomalies to occur.

...read moreread less

407

...

Expand

A Java processor architecture for embedded real-time systems

Chat with Paper

AI Agents for this Paper

Most frequently asked questions

1. What contributions have the authors mentioned in the paper "A java processor architecture for embedded real-time systems" ?

2. What are the two timepredictable caches for JOP?

3. What is the performance gain from the hidden memory store?

4. What is the indices used in the stack cache?

5. How many bytecodes are implemented in Java?

6. What is the way to generate stack machine addresses?

7. What is the typical configuration of a RISC processor?

8. What is the complex Java processor?

9. What is the cache load time for a single word?

10. Why is there no standard Java benchmark for embedded systems?

11. What is the clock frequency of SPEAR in an Altera Cyclone?

Figures

Citations

T-crest

PRET DRAM controller: bank privatization for predictability and temporal isolation

Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach

A PRET microarchitecture implementation with repeatable timing and competitive performance

A real-time Java chip-multiprocessor

References

Computer Architecture: A Quantitative Approach

The Java Virtual Machine Specification

Java Virtual Machine Specification

Performance Analysis of Embedded Software Using Implicit Path Enumeration

Timing anomalies in dynamically scheduled microprocessors

Related Papers (5)

A real-time Java chip-multiprocessor

The worst-case execution-time problem—overview of methods and survey of tools

A Time Predictable Instruction Cache for a Java Processor

The case for the precision timed (PRET) machine

JOP: A Java Optimized Processor for Embedded Real-Time Systems