Tom Wang
Intel
3 Papers
28 Citations
Tom Wang is an academic researcher from Intel. The author has contributed to research in topics: Xeon & Language model. The author has an hindex of 3, co-authored 3 publications.
Chat about Author
Papers
•Posted Content
Multitask Prompted Training Enables Zero-Shot Task Generalization
Victor Sanh,Albert Webson,Colin Raffel,Stephen H. Bach,Lintang Sutawika,Zaid Alyafeai,Antoine Chaffin,Arnaud Stiegler,Teven Le Scao,Arun Raja,Manan Dey,M Saiful Bari,Canwen Xu,Urmish Thakker,Shanya Sharma,Eliza Szczechla,Taewoon Kim,Gunjan Chhablani,Nihal V. Nayak,Debajyoti Datta,Jonathan Chang,Mike Tian-Jian Jiang,Han Wang,Matteo Manica,Sheng Shen,Zheng Xin Yong,Harshit Pandey,Rachel Bawden,Tom Wang,Trishala Neeraj,Jos Rozen,Abheesht Sharma,Andrea Santilli,Thibault Févry,Jason A. Fries,Ryan Teehan,Stella Biderman,Leo Gao,Tali Bers,Thomas Wolf,Alexander M. Rush +40 more
TL;DR: This article developed a system for easily mapping general natural language tasks into a human-readable prompted form, and fine-tuned a pretrained encoder-decoder model on this multitask mixture covering a wide variety of tasks.
460
A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor
Cheol-Min Park,Roy Badeau,Larry Biro,J. Chang,Tejpal Singh,Jim Vash,Bo Wang,Tom Wang +7 more
- 18 Mar 2010
TL;DR: The implementation details for accomplishing the design target will be described in this paper, and a ring interconnect is particularly well suited to achieve all of these design requirements.
30
SkyLake-SP: A 14nm 28-Core xeon® processor
Simon M. Tam,Harry Muljono,Min Huang,Sitaraman V. Iyer,Kalapi Roy-Neogi,Nagmohan Satti,Rizwan Qureshi,Wei Chen,Tom Wang,Hubert Hsieh,Sujal Vora,Edward Wang +11 more
- 01 Feb 2018
TL;DR: SkyLake-SP (Scalable Performance) is the next generation Xeon® server processor fabricated on the Intel 14nm tri-gate CMOS technology with 11-metal layers with per-core power-performance optimization enabled by on-die integrated voltage regulators (FIVR).