Chip multiprocessors - also called multi-core microprocessors or CMPs for short - are now the only way to build high-performance microprocessors, for a variety of reasons. Large uniprocessors are no longer scaling in performance, because it is only possible to extract a limited amount of parallelism from a typical instruction stream using conventional superscalar instruction issue techniques. In addition, one cannot simply ratchet up the clock speed on today's processors, or the power dissipation will become prohibitive in all but water-cooled systems. Compounding these problems is the simple fact that with the immense numbers of transistors available on today's microprocessor chips, it is too costly to design and debug ever-larger processors every year or two. CMPs avoid these problems by filling up a processor die with multiple, relatively simpler processor cores instead of just one huge core. The exact size of a CMPs cores can vary from very simple pipelines to moderately complex superscalar processors, but once a core has been selected the CMPs performance can easily scale across silicon process generations simply by stamping down more copies of the hard-to-design, high-speed processor core in each successive chip generation. In addition, parallel code execution, obtained by spreading multiple threads of execution across the various cores, can achieve significantly higher performance than would be possible using only a single core. While parallel threads are already common in many useful workloads, there are still important workloads that are hard to divide into parallel threads. The low inter-processor communication latency between the cores in a CMP helps make a much wider range of applications viable candidates for parallel execution than was possible with conventional, multi-chip multiprocessors; nevertheless, limited parallelism in key applications is the main factor limiting acceptance of CMPs in some types of systems.

/pdf/chip-multiprocessor-architecture-techniques-to-improve-4k70hn76tt.pdf

Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency

Recently, there has been increasing demand for Multi-protocol label switching (MPLS) technology in most internet service provider networks. The application of MPLS technology in wireless networking is evolving. Therefore, next generation wireless networks are required to have IP mobility solutions with high reliability, low-latency handoffs, and trustworthy security. In this paper, we propose a novel multi-path mobility scheme for fast handoff to achieve these requirements. The scheme is based on MPLS multi-path forwarding and network coding based on modulo-p Galois finite field GF(p = 2 n ) arithmetic. The simulation results show that our proposed approach scales well to fulfill fast handoff/handover performance while providing security for transmitted data with minor bandwidth overhead.

MPLS technology in wireless networks

Network management includes several operations that aim to maximize Fault, Configuration, Account, Performance and Security (FCAPS) goals. Performance improvement often relies on multiple criteria, leading to NP-Hard optimisation problems. Very often, optimization mechanisms are narrowed to a specific scenario or present deployment issues due to their associated complexity. Others, despite reducing complexity, have accuracy issues that lead to the selection of non-optimal solutions. MeTHODICAL is an accurate optimisation technique for path selection in multihoming scenarios that enhances network management FCAPS goals by being flexible enough to operate on distinct scenarios, supporting different applications and services and with reduced deployment complexity.

/pdf/multihoming-aware-optimization-mechanism-23uflryqj8.pdf

Multihoming aware optimization mechanism

Squatting and kicking model evaluation for prioritized sliced resource management

Ubiquitous computing (UbiComp) systems rely on heterogeneous technologies to enable the anytime-anywhere communication paradigm. Despite the momentum that UbiComp systems have, most new proposals are typically evaluated through varying sets of criteria, making direct comparisons that are far from straightforward. In this paper, we introduce the Ubiquity Evaluation Framework (UEF) aiming to overcome the limitations of hitherto evaluation mechanisms. UEF is unique, as particular protocols of a UbiComp system can be evaluated without requiring a functional system or involving questionnaries to a group of experts in the field. UEF enables the comparison of protocols intended for the same task in the design phase, by employing objective metrics. The generic applicability of UEF is demonstrated in this paper through a case study comparing UbiComp support in two well-established mobility management protocols, namely Mobile IPv6 (MIPv6) and Host Identity Protocol (HIP).

/pdf/uef-ubiquity-evaluation-framework-3t6supfyx4.pdf

UEF: ubiquity evaluation framework

This paper proposes a solution which combines DiffServ with M-MPLS to provide a scalable and efficient QoS guarantees in the future 4G mobile communication networks. The end-to-end differentiated services are obtained by concatenation of per-domain services and SLS between adjacent domains along the path that the traffic crosses in going from source to destination. The COPS-SLS protocol is used as a signaling mechanism to achieve end-to-end inter-domain SLS dynamic negotiation for DiffServ in mobile environments. Using the context transfer to reestablish DiffServ/MPLS context can avoid reinitiating COPS-SLS signaling from scratch, and the end-to-end DiffServ/MPLS context only transfers to the newly added LMQAs along new path after the MN performs handover. The LSP modification capabilities of MPLS-TE signaling are used to perform fast restoration also. Hence the scheme can minimize the handover service disruption, and enable real-time session to promptly get the same forwarding process during the MN performs handover. The simulation results show that the scheme has better performance, such as smaller delay and delay jitter and packet loss ratio, and better throughput, than other schemes

An Approach of End-to-End DiffServ/MPLS QoS Context Transfer in HMIPv6 Net

I/O operation within transactions is one of the challenges for hardware transactional memory. This paper analyses the problem of I/O operations within transactions, and proposes a hardware transactional memory system architecture based on multi-core processor and current cache coherent mechanisms. The system supports execution of transactions by adding transactional buffer and related hardware and software. I/O operations within transactions are implemented by partial commit based on commit-lock, and blocking / waking-up of transactional threads. The solution solves or avoids the problems that I/O operations within transactions faced, including rollback, transaction migration and transactional buffer overflow. The system has been implemented by simulation. Its performance is evaluated by five benchmark applications. Simulation results show that the transactional programs executed in our system outperformed traditional lock-based programs.

Hardware Transactional Memory Supporting I/O Operations within Transactions

In mobile IPv6 network, the handoff latency for mobile node challenges service quality of real-time stream media applications. This paper proposes an improved handover scheme for stream media applications, which switch data-stream to foreign network link predictively by session-level handover between mobile and correspondent node. And to reduce the duration of dual-stream transmission in network, a time-compensation mechanism is used. The scheme works at session-level independently, and requires no modification to current standards and protocols. Simulation results show that the scheme effectively improves the handoff latency and packet-losses for stream media applications.

Handover for Seamless Stream Media in Mobile IPv6 Network

Handle everyday research tasks with reliable, citation-backed results

Your personal Research Agent to handle research tasks with citation-backed results

Popular Tasks used by Researchers

How can I help with your research?

Meet SciSpace

Get more enhanced response by uploading the PDFs you want me to reference.

No relevant PDFs in your library

SciSpace is the AI research assistant for academics. Run systematic literature reviews on 280M+ papers, and write papers with cited sources. Trusted by 1M+ students, PhDs & researchers.

SciSpace | AI for Research

Analyze PDFs

Code & Manuscripts

Funding & Grants

Literature & Patents

Medical & Clinical Data

Systematic Review

Visualize & Present

Web & Data

Build a Google Scholar-like website for your research.

Build a website

Create charts and images for your research

Create a Chart

Write a paper for submission to a journal

Draft a manuscript

Patent Search

Design eye-catching scientific posters in minutes.

Scientific Poster Generation

Systematic Literature Review

One task is running at the moment. Your messages will be shown right after.

Drag and drop or click here to browse

Loved by <highlight>1 million+</highlight> researchers

Extract a list of specific topics and their sources from unstructured text

Topics

Compare and analyze relevant papers that matches with your search

Papers

Get insights from PDFs and bookmarked papers from your library

My library

Recent searches

Try searching for:

Catch AI-generated content in scholarly and non-scholarly content

{ai} Detector

Ai Writer

Get PDF Summaries, highlighted text explanations 

Chat with PDF

Effortlessly create in-text citations and bibliographies in APA and 2,500 other formats

Citation generator

Get explanations, summaries, and answers on academic papers

Ease up your research workflow with {scispace}'s cohort of exciting AI tools

Elevate your academic writing skills and convey your ideas the way you want

Paraphraser

Explore our range of reading and writing tools

Your file is being prepared and should be ready in a few minutes. If it's a large file, it might take a bit longer. You can close this window, and we'll email you the file when it's done.

You have reached a maximum limit of <strong>{limit}</strong> columns in the table. Remove at least <strong>1</strong> column to add or create another one.

Mingxiu Li

Author Tools

Chat about Author

Papers

An Approach of End-to-End DiffServ/MPLS QoS Context Transfer in HMIPv6 Net

Hardware Transactional Memory Supporting I/O Operations within Transactions

Handover for Seamless Stream Media in Mobile IPv6 Network