Kshitiz Tyagi
University of Dundee
7 Papers
Kshitiz Tyagi is an academic researcher from University of Dundee. The author has contributed to research in topics: Translation (biology) & Protein biosynthesis. The author has an hindex of 5, co-authored 5 publications. Previous affiliations of Kshitiz Tyagi include University of Delhi.
Chat about Author
Papers
Hydrophilic Strong Anion Exchange (hSAX) Chromatography for Highly Orthogonal Peptide Separation of Complex Proteomes
TL;DR: The novel hSAX approach provides robust, reproducible, and highly orthogonal separation of complex protein digest samples for deep coverage proteome analysis and is termed hydrophilic strong anion exchange (hSAX).
78
Protein degradation and dynamic tRNA thiolation fine-tune translation at elevated temperatures.
TL;DR: It is proposed that the role of this pathway in promoting catabolic and inhibiting anabolic processes, affords cells with additional time and resources needed to attain proper protein folding under periods of stress.
Pseudoxanthomonas indica sp. nov., isolated from a hexachlorocyclohexane dumpsite.
TL;DR: A bacterial strain, designated P15(T), was isolated from the soil of an open hexachlorocyclohexane dumpsite and showed high 16S rRNA gene sequence similarities with members of the genus Pseudoxanthomonas.
36
Performance Bounds of ADC-Based Receivers Due to Clock Jitter
Kshitiz Tyagi,Behzad Razavi +1 more
- 01 May 2023
TL;DR: In this paper , the authors derive compact expressions that allow PLL designers to decide how much jitter can be tolerated for a given channel loss and symbol rate, and prove that the jitters can be greatly relaxed in the presence of lossy channels in wireline systems.
2
SSCS Circuit Analysis and Design Contest: The Winners of the 2022 Edition [Society News]
Antonio Liscidini,Kshitiz Tyagi +1 more
TL;DR: The SSCS Student Circuit Contest as mentioned in this paper is a worldwide competition open to both undergraduate and graduate students around the world, where each participant has to design his own integrated circuit by starting from a predefined list of components.