Jong-Jan Lee
Sharp
163 Papers
2.3K Citations
Jong-Jan Lee is an academic researcher from Sharp. The author has contributed to research in topics: Silicon & Layer (electronics). The author has an hindex of 27, co-authored 163 publications.
Chat about Author
Papers
Patent
Strained silicon finFET device
Jong-Jan Lee,Sheng Teng Hsu,Douglas J. Tweet,Jer-shen Maa +3 more
- 23 Jun 2003
TL;DR: In this article, a double-gated double-gate fin-fet device with a strained silicon fin channel is described, where the lattice mismatch between the silicon layer and the seed fin generates the strained-silicon fin channel.
138
Patent
Method to form thick relaxed SiGe Layer with trench structure
Jer-Shen Maa,Douglas J. Tweet,Tingkai Li,Jong-Jan Lee,Sheng Teng Hsu +4 more
- 31 Jan 2002
TL;DR: In this paper, a SiGe layer having a relatively high germanium content and a relatively low threading dislocation density is formed by depositing a layer of SiGe to a thickness of between about 100 nm to 500 nm.
132
Patent
Fabrication of vertical sidewalls on (110) silicon substrates for use in Si/SiGe photodetectors
Douglas J. Tweet,Jong-Jan Lee,Jer-shen Maa,Sheng Teng Hsu +3 more
- 02 May 2006
TL;DR: In this article, a method of fabricating vertical sidewalls on silicon (110) substrates for use in Si/SiGe photodetectors was proposed, where the silicon plane is parallel to an underlying silicon wafer surface.
117
Patent
Strained silicon fin structure
Jong-Jan Lee,Sheng Teng Hsu,Douglas J. Tweet,Jer-shen Maa +3 more
- 06 Jan 2006
TL;DR: In this paper, a double-gated double-gate fin-fet device with a strained silicon fin channel is described, where the lattice mismatch between the silicon layer and the seed fin generates the strained-silicon fin channel.
103
Semiconductive metal oxide thin film ferroelectric memory transistor
TL;DR: In this article, a novel transistor structure employing semiconductive metal oxide as the transistor conductive channel was proposed, which can achieve simpler fabrication process and could realize 3D structure to increase circuit density.
79