John P. Fairbanks
Fujitsu
3 Papers
221 Citations
John P. Fairbanks is an academic researcher from Fujitsu. The author has contributed to research in topics: Universal asynchronous receiver/transmitter & Software. The author has an hindex of 2, co-authored 3 publications.
Chat about Author
Papers
Patent
Computer power management system
Leroy D. Harper,Grayson C. Schlichting,Ian H. S. Cullimore,Douglas A. Hooks,Gavin A. Bradshaw,Biswa R. Banerjee,John P. Fairbanks,Roderick W. Stone +7 more
- 29 Jun 1990
TL;DR: In this article, a low power management system including both hardware and software is provided for a battery powered portable computer, which includes the capability to turn off clock signals (not shown) to various sections of the computer based upon demand.
214
Patent
A method for reducing power consumed by a computer
Leroy D. Harper,Grayson C. Schlichting,Ian H. S. Cullimore,Douglas A. Hooks,Gavin A. Bradshaw,Biswa R. Banerjee,John P. Fairbanks,Roderick W. Stone +7 more
- 29 Jun 1990
TL;DR: In this paper, a low power management system for a battery-powered portable computer is presented, which includes the capability to turn off clock signals based upon demand. But, it does not include the capability of turning on the computer upon a press of a key on the keyboard.
5
Patent
A clock system
Biswa R. Banerjee,Gavin A. Bradshaw,Ian H. S. Cullimore,John P. Fairbanks,Leroy D. Harper,Douglas A. Hooks,Grayson C. Schlichting,Roderick W. Stone +7 more
- 29 Jun 1990
TL;DR: In this article, a low power management system and method of operating a processor at a plurality of clock frequencies comprising: providing clock signals to the processor, the clock signals being at a frequency determined by a variable supply voltage level, thereby operating the processor at the corresponding first clock frequency; determining the duration of time that the processor has been operating at the first clock frequencies; and, upon determining that the Processor has been Operating at the First Clock Frequency for longer than predetermined duration, providing a second supply voltage levels higher than the first supply voltage Level, thereby Operating the Processor at a second clock frequency
2