David J. Walker
KLA-Tencor
12 Papers
627 Citations
David J. Walker is an academic researcher from KLA-Tencor. The author has contributed to research in topics: Integrated circuit & Electron beam-induced deposition. The author has an hindex of 9, co-authored 12 publications.
Chat about Author
Papers
Patent
Multi-pixel methods and apparatus for analysis of defect information from test structures on semiconductor devices
Akella V. S. Satya,David L. Adler,Bin-Ming Benjamin Tsai,David J. Walker +3 more
- 25 Aug 2000
TL;DR: In this article, a method for detecting electrical defects on test structures of a semiconductor die is described, where the test structures each have a portion located partially within a scan area.
117
Patent
Test structures and methods for inspection of semiconductor integrated circuits
Akella V. S. Satya,Gustavo A. Pinto,David L. Adler,Robert Thomas Long,Neil Richardson,Kurt H. Weiner,David J. Walker,Lynda C. Mantalas +7 more
- 07 Jan 2003
TL;DR: In this paper, a semiconductor die having a scanning area is described, where each of the test structures in the first plurality of test structures is located entirely within the scanning area.
109
Patent
Multiple directional scans of test structures on semiconductor integrated circuits
Gustavo A. Pinto,Brian C. Leslie,David L. Adler,Akella V. S. Satya,Robert Thomas Long,David J. Walker +5 more
- 15 Feb 2005
TL;DR: In this article, the number of defects per an area of the sample is found as a result of the first scan, and the position of one or more of the found defects is determined from the second scan.
103
Patent
Apparatus and method for secondary electron emission microscope
David A Adler,David J. Walker,Fred Babian,Travis Wolfe +3 more
- 26 Oct 1998
TL;DR: In this article, an apparatus and method for inspecting a surface of a sample, particularly but not limited to a semiconductor device, using an electron beam is presented, called Secondary Electron Emission Microscopy (SEEM).
96
Patent
Stepper type test structures and methods for inspection of semiconductor integrated circuits
Akella V. S. Satya,David L. Adler,Neil Richardson,Gustavo A. Pinto,David J. Walker +4 more
- 25 Aug 2000
TL;DR: In this paper, the first group of test structures are partially within the first field, and the method is used to determine whether there are any defects present within a group of the test structures, and when it is determined that there are defects, the defect location is determined by repeatedly stepping to areas and scanning such areas so as to determine a specific defect location.
76